Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 024421/0637 | |
| Pages: | 5 |
| | Recorded: | 05/21/2010 | | |
| Attorney Dkt #: | AM2-0215US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12488814
|
Filing Dt:
|
06/22/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
|
Title:
|
Processor system in low power state retention mode with linear regulator off and switch regulator low in power management IC
|
|
|
Assignee
|
|
|
|
|
| PO BOX 8102 |
| RENO, NEVADA 89507 |
|
|
Correspondence name and address
|
| |
LEE & HAYES, PLLC
|
| |
601 W. RIVERSIDE AVENUE
|
| |
SUITE 1400
|
| |
SPOKANE, WA 99201
|
Search Results as of:
05/25/2024 06:59 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
