Total properties:
139
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1987
|
Application #:
|
06133338
|
Filing Dt:
|
03/24/1980
|
|
Title:
|
MONOLITHIC SEMICONDUCTOR INTEGRATED CIRCUIT FERROELECTRIC MEMORY DEVICE, AND METHODS OF FABRICATING AND UTILIZING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1987
|
Application #:
|
06733939
|
Filing Dt:
|
05/14/1985
|
|
Title:
|
COMBINED INTEGRATED CIRCUIT/FERROELECTRIC MEMORY DEVICE, AND ION BEAM METHODS OF CONSTRUCTING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1991
|
Application #:
|
06793186
|
Filing Dt:
|
10/31/1985
|
|
Title:
|
METHOD OF MAKING FERROELECTRIC MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/1989
|
Application #:
|
07013746
|
Filing Dt:
|
02/12/1987
|
|
Title:
|
SELF RESTORING FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/1989
|
Application #:
|
07069389
|
Filing Dt:
|
07/02/1987
|
|
Title:
|
DATA STORAGE DEVICE AND METHOD OF USING A FERROELOCTRIC CAPACITANCE DIVIDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
07069390
|
Filing Dt:
|
07/02/1987
|
|
Title:
|
METHOD OF OPERATING A MEMORY CELL WITH VOLATILE AND NON-VOLATILE PORTIONS HAVING FERROELECTRIC CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/1989
|
Application #:
|
07128550
|
Filing Dt:
|
12/03/1987
|
|
Title:
|
TIMEPIECE COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/1990
|
Application #:
|
07184996
|
Filing Dt:
|
04/22/1988
|
|
Title:
|
FERROELECTRIC RETENTION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1989
|
Application #:
|
07243414
|
Filing Dt:
|
09/12/1988
|
|
Title:
|
NON-VOLATILE MEMORY CELL AND SENSING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/1990
|
Application #:
|
07292776
|
Filing Dt:
|
01/03/1989
|
|
Title:
|
ONE TRANSISTOR MEMORY CELL WITH PROGRAMMABLE CAPACITANCE DIVIDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/1990
|
Application #:
|
07292818
|
Filing Dt:
|
01/03/1989
|
|
Title:
|
SRAM WITH PROGRAMMABLE CAPACITANCE DIVIDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/1990
|
Application #:
|
07292891
|
Filing Dt:
|
01/03/1989
|
|
Title:
|
DRAM WITH PROGRAMMABLE CAPACITANCE DIVIDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1991
|
Application #:
|
07368668
|
Filing Dt:
|
06/20/1989
|
|
Title:
|
MULTILAYER ELECTRODES FOR INTEGRATED CIRCUIT CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1992
|
Application #:
|
07491180
|
Filing Dt:
|
03/09/1990
|
|
Title:
|
DRAM MEMORY CELL AND METHOD OF OPERATION THEREOF FOR TRANSFERRING INCREASED AMOUNT OF CHARGE TO A BIT LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1991
|
Application #:
|
07505242
|
Filing Dt:
|
04/05/1990
|
|
Title:
|
SEALED SELF ALIGNED CONTACTS USING TWO NITRIDES PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1991
|
Application #:
|
07542573
|
Filing Dt:
|
06/22/1990
|
|
Title:
|
TRENCH CAPACITOR FOR LARGE SCALE INTEGRATED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1992
|
Application #:
|
07559466
|
Filing Dt:
|
07/30/1990
|
|
Title:
|
METHOD FOR CREATING SELF-ALIGNED, NON-PATTERNED CONTACT AREAS & STACKED CAPACITORS USING THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1993
|
Application #:
|
07644902
|
Filing Dt:
|
01/23/1991
|
|
Title:
|
OUTPUT CONTROL CIRCUIT HAVING CONTINUOUSLY VARIABLE DRIVE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1992
|
Application #:
|
07644903
|
Filing Dt:
|
01/23/1991
|
|
Title:
|
CURRENT SUPPLY CIRCUIT FOR DRIVING HIGH CAPACITANCE LOAD IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1992
|
Application #:
|
07644904
|
Filing Dt:
|
01/23/1991
|
|
Title:
|
REFERENCE GENERATOR FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1992
|
Application #:
|
07681159
|
Filing Dt:
|
04/05/1991
|
|
Title:
|
STACKED CAPACITOR WITH SIDEWALL INSULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1992
|
Application #:
|
07698841
|
Filing Dt:
|
05/10/1991
|
|
Title:
|
REACTION BARRIER FOR A MULTILAYER STRUCTURE IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/1992
|
Application #:
|
07714682
|
Filing Dt:
|
06/13/1991
|
|
Title:
|
CONDUCTING ELECTRODE LAYERS FOR FERROELECTRIC CAPACITORS IN INTEGRATED CIRCUITS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1993
|
Application #:
|
07750098
|
Filing Dt:
|
08/26/1991
|
|
Title:
|
SELF SEALED ALIGNED CONTACT INCORPORATING A DOPANT SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1993
|
Application #:
|
07763371
|
Filing Dt:
|
11/27/1991
|
|
Title:
|
MONOLITHIC SEMICONDUCTOR INTEGRATED CIRCUIT FERROELECTRIC MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/1994
|
Application #:
|
07778895
|
Filing Dt:
|
12/20/1991
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH FERROELECTRIC AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1994
|
Application #:
|
07788547
|
Filing Dt:
|
11/06/1991
|
|
Title:
|
STRUCTURE OF HIGH DIELECTRIC CONSTANT METAL/ DIELECTRIC/SEMICONDUCTOR CAPACITOR FOR USE AS THE STORAGE CAPACITOR IN MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1993
|
Application #:
|
07806726
|
Filing Dt:
|
12/12/1991
|
|
Title:
|
SERIES FERROELECTRIC CAPACITOR STRUCTURE FOR MONOLITHIC INTEGRATED CIRCUITS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1993
|
Application #:
|
07828886
|
Filing Dt:
|
02/24/1992
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE USING A FERROELECTRIC FILM OVER A SOURCE REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1993
|
Application #:
|
07853901
|
Filing Dt:
|
03/19/1992
|
|
Title:
|
STRUCTURE AND METHOD FOR INCREASING THE DIELECTRIC CONSTANT OF INTEGRATED FERROELECTRIC CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1993
|
Application #:
|
07875749
|
Filing Dt:
|
04/29/1992
|
|
Title:
|
USE OF PALLADIUM AS AN ADHESION LAYER AND AS AN ELECTRODE IN FERROELECTRIC MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1994
|
Application #:
|
07977825
|
Filing Dt:
|
11/17/1992
|
|
Title:
|
NON-VOLATILE FERROELECTRIC MEMORY WITH FOLDED BIT LINES AND METHOD OF MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1995
|
Application #:
|
08043569
|
Filing Dt:
|
04/07/1993
|
|
Title:
|
SEALED SELF ALIGNED CONTACT PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/1994
|
Application #:
|
08064746
|
Filing Dt:
|
05/19/1993
|
|
Title:
|
OZONE GAS PROCESSING FOR FERROELECTRIC MEMORY CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1995
|
Application #:
|
08083883
|
Filing Dt:
|
06/24/1993
|
|
Title:
|
FERROELECTRIC-BASED RAM SENSING SCHEME INCLUDING BIT-LINE CAPACITANCE ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08093790
|
Filing Dt:
|
07/19/1993
|
|
Title:
|
FERROELECTRID MEMORY DEVICE WITH CAPACITOR ELECTRODE IN DIRECT CONTACT WITH SOURCE REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1994
|
Application #:
|
08139340
|
Filing Dt:
|
10/19/1993
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A FERROELECTRIC FILM IN A THROUGH-HOLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08200216
|
Filing Dt:
|
02/23/1994
|
|
Title:
|
FERROELECTRIC CAPACITOR RENEWAL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1995
|
Application #:
|
08210699
|
Filing Dt:
|
03/18/1994
|
|
Title:
|
SYSTEM AND METHOD FOR WRITE-PROTECTING PREDETERMINED PORTIONS OF A MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/1995
|
Application #:
|
08212495
|
Filing Dt:
|
03/11/1994
|
|
Title:
|
PASSIVATION METHOD AND STRUCTURE FOR A FERROELECTRIC INTEGRATED CIRCUIT USING HARD CERAMIC MATERIALS OR THE LIKE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08238802
|
Filing Dt:
|
05/06/1994
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A TRANSISTOR, A FERROELECTRIC CAPACITOR AND A HYDROGEN BARRIER FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08254281
|
Filing Dt:
|
06/06/1994
|
|
Title:
|
NOISE AND GLITCH SUPPRESSING FILTER WITH FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/1995
|
Application #:
|
08255088
|
Filing Dt:
|
06/07/1994
|
|
Title:
|
SYSTEM AND METHOD FOR INITIATING COMMUNICATIONS BETWEEN A CONTROLLER AND A SELECTED SUBSET OF MULTIPLE TRANSPONDERS IN A COMMON RF FIELD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08257954
|
Filing Dt:
|
06/10/1994
|
|
Title:
|
STACKED FERROELECTRIC MEMORY CELL AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/1995
|
Application #:
|
08259870
|
Filing Dt:
|
06/15/1994
|
|
Title:
|
METHOD OF MANUFACTURING FERROELECTRIC BISMUTH LAYERED OXIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/1997
|
Application #:
|
08267278
|
Filing Dt:
|
06/28/1994
|
|
Title:
|
PROCESS FOR FABRICATING TRANSISTORS USING COMPOSITE NITRIDE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08284384
|
Filing Dt:
|
08/02/1994
|
|
Title:
|
CIRCUIT WITH A SINGLE ADDRESS REGISTER THAT AUGMENTS A MEMORY CONTROLLER BY ENABLING CACHE READS AND PAGE-MODE WRITES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
08294077
|
Filing Dt:
|
08/22/1994
|
|
Title:
|
LAYERED LOCAL INTERCONNECT COMPATIBLE WITH INTEGRATED CIRCUIT FERROELECTRIC CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/1995
|
Application #:
|
08303134
|
Filing Dt:
|
09/08/1994
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH A CONDUCTIVE REACTION-PREVENTING FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08306686
|
Filing Dt:
|
09/16/1994
|
|
Title:
|
VOLTAGE REFERENCE FOR A FERROELECTRIC 1T/1C BASED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/1997
|
Application #:
|
08319289
|
Filing Dt:
|
10/06/1994
|
|
Title:
|
ENHANCED DRAM WITH ALL READS FROM ON-CHIP CACHE AND ALL WRITERS TO MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08394467
|
Filing Dt:
|
02/27/1995
|
|
Title:
|
PASSIVATION METHOD AND STRUCTURE USING HARD CERAMIC MATERIALS OR THE LIKE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08403489
|
Filing Dt:
|
03/14/1995
|
|
Title:
|
FILM HAVING FERROELECTRIC BISMUTH LAYERED OXIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08413083
|
Filing Dt:
|
03/29/1995
|
|
Title:
|
FERROELECTRIC MEMORY SENSING METHOD USING DISTINCT READ AND WRITE VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08420293
|
Filing Dt:
|
04/10/1995
|
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING A COMPENSATION OF A FERROELECTRIC CAPACITOR BY MULTIPLE PULSING OF THE PLATE LINE FOLLOWING A WRITE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08420752
|
Filing Dt:
|
04/12/1995
|
|
Title:
|
FERROELECTRIC MEMORY SENSING SCHEME USING BIT LINES PRECHARGED TO A LOGIC ONE VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08460665
|
Filing Dt:
|
06/02/1995
|
|
Title:
|
ENHANCED DRAM WITH SINGLE ROW SRAM CACHE FOR ALL DEVICE READ OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08468861
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
LOW LOSS, REGULATED CHARGE PUMP WITH INTEGRATED FERROELECTRIC CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08515558
|
Filing Dt:
|
08/16/1995
|
|
Title:
|
FERROELECTRIC NONVOLATILE RANDOM ACCESS MEMORY UTILIZING SELF-BOOTSTRAPPING PLATE LINE SEGMENT DRIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08521251
|
Filing Dt:
|
08/30/1995
|
|
Title:
|
PROGRAMMABLE OUTPUT DEVICES FOR CONTROLLING SIGNAL LEVELS IN AN RF/ID TRANSPONDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08521597
|
Filing Dt:
|
08/30/1995
|
|
Title:
|
MULTIBUS CACHED MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08525497
|
Filing Dt:
|
09/08/1995
|
|
Title:
|
INTEGRATION OF HIGH VALUE CAPACITOR WITH FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08527175
|
Filing Dt:
|
09/11/1995
|
|
Title:
|
METHOD FOR MAKING A FERROELECTRRIC MEMORY CELL WITH A FERROELECTRIC CAPACITOR OVERLYING A MEMORY TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
08544470
|
Filing Dt:
|
10/18/1995
|
|
Title:
|
METHOD OF MAKING INTEGRATION OF HIGH VALUE CAPACITOR WITH FERRO- ELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08615392
|
Filing Dt:
|
03/14/1996
|
|
Title:
|
COMPUTER HYBRID MEMORY INCLUDING DRAM AND EDRAM MEMORY COMPONENTS, WITH SECONDARY CACHE IN EDRAM FOR DRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08616856
|
Filing Dt:
|
03/15/1996
|
|
Title:
|
USE OF CALCIUM AND STRONTIUM DOPANTS TO IMPROVE RETENTION PERFORMANCE IN A PZT FERROELECTRIC FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08616913
|
Filing Dt:
|
03/15/1996
|
|
Title:
|
METHOD OF MEASURING RETENTION PERFORMANCE AND IMPRINT DEGRADATION OF FERROELECTRIC FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08618884
|
Filing Dt:
|
03/20/1996
|
|
Title:
|
IRIDIUM OXIDE LOCAL INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08620450
|
Filing Dt:
|
03/22/1996
|
|
Title:
|
EDRAM WITH INTEGRATED GENERATION AND CONTROL OF WRITE ENABLE AND COLUMN LATCH SIGNALS AND METHOD FOR MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08620799
|
Filing Dt:
|
03/28/1996
|
|
Title:
|
BOOTSTRAPPING CIRCUIT UTILIZING A FERROELECTRIC CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08630489
|
Filing Dt:
|
04/10/1996
|
|
Title:
|
ED RAM HAVING A DYNAMICALLY-SIZED CACHE MEMORY AND ASSOCIATED METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08634445
|
Filing Dt:
|
04/18/1996
|
|
Title:
|
VOLTAGE REFERENCE FOR A FERROELECTRIC 1T/IC BASED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08663032
|
Filing Dt:
|
06/07/1996
|
|
Title:
|
LOW VOLTAGE BOOTSTRAPPING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08691132
|
Filing Dt:
|
08/01/1996
|
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING COMPENSATION OF A FERROELECTRIC CAPACITOR BY MULTIPLE PULSING OF THE PLATE LINE FOLLOWING A WRITE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08700076
|
Filing Dt:
|
08/20/1996
|
|
Title:
|
COMPLETELY ENCAPSULATED TOP ELECTRODE OF A FERROELECTRIC CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08702363
|
Filing Dt:
|
08/23/1996
|
|
Title:
|
BANDGAP REFERENCE BASED POWER-ON DETECT CIRCUIT INCLUDING A SUPRESSION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08723367
|
Filing Dt:
|
09/30/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08723935
|
Filing Dt:
|
09/27/1996
|
|
Title:
|
SAME STATE AND OPPOSITE STATE DIAGNOSTIC TEST FOR FERROELECTRIC MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08728256
|
Filing Dt:
|
10/08/1996
|
|
Title:
|
YIELD ENHANCEMENT TECHNIQUE FOR INTEGRATED CIRCUIT PROCESSING TO REDUCE EFFECTS OF UNDESIRED DIELECTRIC MOISTURE RETENTION AND SUBSEQUENT HYDROGEN OUT-DIFFUSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08728740
|
Filing Dt:
|
10/11/1996
|
|
Title:
|
PARTIALLY OR COMPLETELY ENCAPSULATED TOP ELECTRODE OF A FERROELECTRIC CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08734802
|
Filing Dt:
|
10/21/1996
|
|
Title:
|
DATA PROCESSOR INCORPORATING A FERROELECTRIC MEMORY ARRAY SELECTABLY CONFIGURABLE AS READ/WRITE AND READ ONLY MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08745581
|
Filing Dt:
|
10/30/1996
|
|
Title:
|
SYSTEM AND METHOD PROVIDING SELECTIVE WRITE PROTECTION FOR INDIVIDUAL BLOCKS OF MEMORY IN A NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08799999
|
Filing Dt:
|
02/13/1997
|
|
Title:
|
LOW-POWER NON-RESETABLE TEST MODE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08810607
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
SERIAL FERROELECTRIC RANDOM ACCESS MEMORY ARCHITECTURE TO EQUALIZE COLUMN ACCESSES AND IMPROVE DATA RETENTION RELIABILITY BY MITIGATING IMPRINT EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08810608
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
SYSTEM AND METHOD FOR MITIGATING IMPRINT EFFECT IN FERROELECTRIC RANDOM ACCESS MEMORIES UTILIZING A COMPLEMENTARY DATA PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08828157
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
PARTIALLY OR COMPLETELY ENCAPSULATED TOP ELECTRODE OF A FERROELECTRIC CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08840118
|
Filing Dt:
|
04/01/1997
|
|
Title:
|
FIRST-IN, FIRST-OUT INTEGRATED CIRCUIT MEMORY DEVICE UTILIZING A DYNAMIC RANDOM ACCESS MEMORY ARRAY FOR DATA STORAGE IMPLEMENTED IN CONJUCTION WITH AN ASSOCIATED STATIC RANDOM ACCESS MEMORY CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08850802
|
Filing Dt:
|
05/02/1997
|
|
Title:
|
ENHANCED SIGNAL PROCESSING RANDOM ACCESS MEMORY DEVICE UTILIZING A DRAM MEMORY ARRAY INTEGRATED WITH AN ASSOCIATED SRAM CACHE AND INTERNAL REFRESH CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08853527
|
Filing Dt:
|
05/09/1997
|
|
Title:
|
DUAL-LEVEL METALIZATION METHOD FOR INTEGRATED CIRCUIT FERROELECTRIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08861674
|
Filing Dt:
|
05/22/1997
|
|
Title:
|
USE OF CALCIUM AND STRONTIUM DOPANTS TO IMPROVE RETENTION PERFORMANCE IN A PZT FERROELECTRIC FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08888371
|
Filing Dt:
|
07/03/1997
|
|
Title:
|
ENHANCED DRAM WITH EMBEDDED REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
08896684
|
Filing Dt:
|
07/18/1997
|
|
Title:
|
MULTI-LAYER APPROACH FOR OPTIMIZING FERROELECTRIC FILM PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08915054
|
Filing Dt:
|
08/20/1997
|
|
Title:
|
VOLTAGE BOOST CIRCUIT AND OPERATION THEREOF AT LOW POWER SUPPLY VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08970448
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
PLATE LINE SEGMENTATION IN A 1T/1C FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08970452
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
REFERENCE CELL FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08970453
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
SENSING METHODOLOGY FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08970454
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
COLUMN DECODER CONFIGURATION FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08970518
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
REFERENCE CELL CONFIGURATION FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08970519
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
SENSE AMPLIFIER CONFIGURATION FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08970520
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
MEMORY CELL CONFIGURATION FOR A 1T/1C FERROELECTRIC MEMORY
|
|
