|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11672164
|
Filing Dt:
|
02/07/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
MULTI-CHIP PACKAGE SYSTEM WITH MULTIPLE SUBSTRATES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11672910
|
Filing Dt:
|
02/08/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WIRE BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
11673558
|
Filing Dt:
|
02/09/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH BUMP OVER VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
11677477
|
Filing Dt:
|
02/21/2007
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH BONDING LANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
11677487
|
Filing Dt:
|
02/21/2007
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH L-SHAPED LEADFINGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11684265
|
Filing Dt:
|
03/09/2007
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING PACKAGE STACKED OVER BALL GRID ARRAY PACKAGE AND HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11686010
|
Filing Dt:
|
03/14/2007
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
MULTICHIP LEADFRAME PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
11687357
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM EMPLOYING MULTI-PACKAGE MODULE TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
11689229
|
Filing Dt:
|
03/21/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH LEAD SUPPORT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11689282
|
Filing Dt:
|
03/21/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
METHOD OF FORMING SOLDER BUMP ON HIGH TOPOGRAPHY PLATED CU
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
11689317
|
Filing Dt:
|
03/21/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH MOLDED STRIP PROTRUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11689319
|
Filing Dt:
|
03/21/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
METHOD OF FORMING TOP ELECTRODE FOR CAPACITOR AND INTERCONNECTION IN INTEGRATED PASSIVE DEVICE (IPD)
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11689645
|
Filing Dt:
|
03/22/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
LEADFRAME DESIGN FOR QFN PACKAGE WITH TOP TERMINAL LEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11690703
|
Filing Dt:
|
03/23/2007
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE-IN-PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11694907
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH PROTECTED CONDUCTIVE LAYERS FOR PADS AND METHOD OF MANUFACTURING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
11694912
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH BONDING IN VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
11694921
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH ENCAPSULATING FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
11694927
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
STACKED INTEGRATED CIRCUIT PACKAGE SYSTEM WITH CONDUCTIVE SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11694933
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT SYSTEM WITH A DEBRIS TRAPPING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11697433
|
Filing Dt:
|
04/06/2007
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
PLASTIC BALL GRID ARRAY PACKAGE WITH INTEGRAL HEATSINK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11697779
|
Filing Dt:
|
04/09/2007
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE WITH LEADFRAME LOCKED ENCAPSULATION AND METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11734410
|
Filing Dt:
|
04/12/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
COMPACT COILS FOR HIGH PERFORMANCE FILTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11735397
|
Filing Dt:
|
04/13/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH CONTOURED ENCAPSULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
11744062
|
Filing Dt:
|
05/03/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH DEVICE CAVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11744182
|
Filing Dt:
|
05/03/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING PACKAGE STACKED OVER DIE-UP FLIP CHIP BALL GRID ARRAY PACKAGE AND HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11744657
|
Filing Dt:
|
05/04/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
THROUGH-HOLE VIA ON SAW STREETS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11744697
|
Filing Dt:
|
05/04/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH INTERFERENCE-FIT FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11744743
|
Filing Dt:
|
05/04/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
EXTENDED REDISTRIBUTION LAYERS BUMPED WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11745045
|
Filing Dt:
|
05/07/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
ULTRA THIN BUMPED WAFER WITH UNDER-FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11749693
|
Filing Dt:
|
05/16/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH DIFFERENT MOLD LOCKING FEATURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11749712
|
Filing Dt:
|
05/16/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH PERIMETER PADDLE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
11749717
|
Filing Dt:
|
05/16/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM EMPLOYING RESILIENT MEMBER MOLD SYSTEM TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
11750218
|
Filing Dt:
|
05/17/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH THIN PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
11750715
|
Filing Dt:
|
05/18/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
ELECTRONIC SYSTEM WITH EXPANSION FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11751440
|
Filing Dt:
|
05/21/2007
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
STANDOFF HEIGHT IMPROVEMENT FOR BUMPING TECHNOLOGY USING SOLDER RESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
11757869
|
Filing Dt:
|
06/04/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
SEMICONDUCTOR PACKAGING SYSTEM WITH STACKING AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
11758635
|
Filing Dt:
|
06/05/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
ELECTRONIC SYSTEM WITH VERTICAL INTERMETALLIC COMPOUND
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11759227
|
Filing Dt:
|
06/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH CONTOURED DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11760207
|
Filing Dt:
|
06/08/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11760690
|
Filing Dt:
|
06/08/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT DIE WITH PEDESTAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11760712
|
Filing Dt:
|
06/08/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
STACKED SEMICONDUCTOR PACKAGES AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
11762055
|
Filing Dt:
|
06/12/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH OFFSET STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11765930
|
Filing Dt:
|
06/20/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHOD OF MAKING A WAFER LEVEL INTEGRATION PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11766095
|
Filing Dt:
|
06/20/2007
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
ETCHED LEADFRAME FLIPCHIP PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11766710
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
GROOVING BUMPED WAFER PRE-UNDERFILL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
11766771
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM HAVING PERIMETER PADDLE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
11766785
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH GROUND BONDS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11766787
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM EMPLOYING DEVICE STACKING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11767820
|
Filing Dt:
|
06/25/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH CAVITY SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11768640
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH DUAL SIDE CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11768730
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH TOP AND BOTTOM TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
11768790
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH OVERHANG DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
11768825
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
PACKAGE-IN-PACKAGE USING THROUGH-HOLE VIA DIE ON SAW STREETS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11768844
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
PACKAGE-ON-PACKAGE USING THROUGH-HOLE VIA DIE ON SAW STREETS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11768869
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
SAME SIZE DIE STACKED PACKAGE HAVING THROUGH-HOLE VIAS FORMED IN ORGANIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
11769296
|
Filing Dt:
|
06/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
CIRCUIT SYSTEM WITH CIRCUIT ELEMENT AND REFERENCE PLANE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11769512
|
Filing Dt:
|
06/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH OVERHANGING CONNECTION STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
11769520
|
Filing Dt:
|
06/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
PACKAGING SYSTEM WITH HOLLOW PACKAGE AND METHOD FOR THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
11769691
|
Filing Dt:
|
06/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE IN PACKAGE SYSTEM WITH ADHESIVELESS PACKAGE ATTACH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11770690
|
Filing Dt:
|
06/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
CIRCUIT SYSTEM WITH CIRCUIT ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11771086
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
STACKABLE PACKAGE BY USING INTERNAL STACKING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
11772044
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH SIDE SUBSTRATE HAVING A TOP LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11772776
|
Filing Dt:
|
07/02/2007
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
SEMICONDUCTOR MULTIPACKAGE MODULE INCLUDING DIE AND INVERTED LAND GRID ARRAY PACKAGE STACKED OVER BALL GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11772776
|
Filing Dt:
|
07/02/2007
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
SEMICONDUCTOR MULTIPACKAGE MODULE INCLUDING DIE AND INVERTED LAND GRID ARRAY PACKAGE STACKED OVER BALL GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
11773886
|
Filing Dt:
|
07/05/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH FLEX BUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
11773951
|
Filing Dt:
|
07/05/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE SYSTEM WITH PATTERNED MASK OVER THERMAL RELIEF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11833646
|
Filing Dt:
|
08/03/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH MOLDING VENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11833882
|
Filing Dt:
|
08/03/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGING SYSTEM FOR FINE PITCH SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
11833898
|
Filing Dt:
|
08/03/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH MULTIPLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11839020
|
Filing Dt:
|
08/15/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
WIRE BONDING STRUCTURE AND METHOD THAT ELIMINATES SPECIAL WIRE BONDABLE FINISH AND REDUCES BONDING PITCH ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
11843649
|
Filing Dt:
|
08/23/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH POST-PASSIVATION INTERCONNECTION AND INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11844354
|
Filing Dt:
|
08/24/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
STACKED DIE PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11849087
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE-IN-PACKAGE SYSTEM WITH SIDE-BY-SIDE AND OFFSET STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
11849112
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11849127
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE-IN-PACKAGE SYSTEM WITH CARRIER INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
11849263
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
NESTED INTEGRATED CIRCUIT PACKAGE ON PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11850197
|
Filing Dt:
|
09/05/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE-ON-PACKAGE SYSTEM WITH ANTI-MOLD FLASH FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11852771
|
Filing Dt:
|
09/10/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
METHOD FOR DIRECTIONAL GRINDING ON BACKSIDE OF A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11854934
|
Filing Dt:
|
09/13/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE-IN-PACKAGE SYSTEM WITH LEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
11854989
|
Filing Dt:
|
09/13/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH LEADS SEPARATED FROM A DIE PADDLE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
11855114
|
Filing Dt:
|
09/13/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH PACKAGE ENCAPSULATION HAVING RECESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
11856841
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH EXTERNAL INTERCONNECTS AT HIGH DENSITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11856879
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM FOR CHIP ON LEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
11857188
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH MULTI-CHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
11857206
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH DELAMINATION PREVENTION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11857402
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH DUAL CONNECTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11858554
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
METHOD OF MANUFACTURING INTEGRATED CIRCUIT PACKAGE SYSTEM WITH WARP-FREE CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11858588
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH MULTIPLE DEVICE UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11858749
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH PASSIVATION ISLAND FOR REDUCING STRESS ON SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11858861
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE-IN-PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
11859359
|
Filing Dt:
|
09/21/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11859416
|
Filing Dt:
|
09/21/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
SOLDER BUMP WITH INNER CORE PILLAR IN SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11859462
|
Filing Dt:
|
09/21/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PASSIVE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11860377
|
Filing Dt:
|
09/24/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE AND METHOD OF REDUCING ELECTROMAGNETIC INTERFERENCE BETWEEN DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11860460
|
Filing Dt:
|
09/24/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH STACKED DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11861233
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE HAVING THROUGH-HOLE VIA ON SAW STREETS FORMED WITH PARTIAL SAW
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11861244
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
SEMICONDUCTOR WAFER HAVING THROUGH-HOLE VIAS ON SAW STREETS WITH BACKSIDE REDISTRIBUTION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11861251
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
SEMICONDUCTOR DIE WITH THROUGH-HOLE VIA ON SAW STREETS AND THROUGH-HOLE VIA IN ACTIVE AREA OF DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
11861926
|
Filing Dt:
|
09/26/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH UNDER PADDLE LEADFINGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11862406
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH LEADFRAME ARRAY
|
|