Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012201/0768 | |
| Pages: | 3 |
| | Recorded: | 09/20/2001 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09956679
|
Filing Dt:
|
09/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
ELECTRICAL AND PHYSICAL DESIGN INTEGRATION METHOD AND APPARATUS FOR PROVIDING INTERCONNECTIONS ON FIRST LEVEL CERAMIC CHIP CARRIER PACKAGES
|
|
|
Assignee
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
Correspondence name and address
|
| |
GRAHAM S. JONES, II
|
| |
42 BARNARD AVENUE
|
| |
POUGHKEEPSIE, NEW YORK 12601-5023
|
Search Results as of:
05/23/2024 08:04 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
