Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 018252/0813 | |
| Pages: | 3 |
| | Recorded: | 08/28/2006 | | |
Attorney Dkt #: | 08244.0092 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11510709
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
METHOD FOR FORMING BARRIER METAL LAYER OF BIT LINE IN SEMICONDUCTOR MEMORY DEVICE
|
|
Assignee
|
|
|
SAN 136-1, AMI-RI, BUBAL-EUB, ICHON-SHI |
KYOUNGKI-DO 467-860, KOREA, REPUBLIC OF |
|
Correspondence name and address
|
|
MR. ERNEST F. CHAPMAN
|
|
FINNEGAN, HENDERSON, FARABOW
|
|
GARRETT & LLP
|
|
901 NEW YORK AVENUE, NW
|
|
WASHINGTON, DC 20001-4413
|
Search Results as of:
05/30/2024 02:28 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|