USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total properties: 13

Patent #:	NONE	Issue Dt:		Application #:	12356256	Filing Dt:	01/20/2009
Publication #:	US20090208033	Pub Dt:	08/20/2009
Title:	DIGITAL AUTOMATIC GAIN CONTROL

Patent #:	7851312	Issue Dt:	12/14/2010	Application #:	12359043	Filing Dt:	01/23/2009
Publication #:	US20100187642	Pub Dt:	07/29/2010
Title:	SEMICONDUCTOR COMPONENT AND METHOD OF MANUFACTURE

Patent #:	7943465	Issue Dt:	05/17/2011	Application #:	12359445	Filing Dt:	01/26/2009
Publication #:	US20100187696	Pub Dt:	07/29/2010
Title:	METHOD FOR MANUFACTURING A SEMICONDUCTOR COMPONENT

Patent #:	8071427	Issue Dt:	12/06/2011	Application #:	12362142	Filing Dt:	01/29/2009
Publication #:	US20100187663	Pub Dt:	07/29/2010
Title:	METHOD FOR MANUFACTURING A SEMICONDUCTOR COMPONENT AND STRUCTURE THEREFOR

Patent #:	NONE	Issue Dt:		Application #:	12364242	Filing Dt:	02/02/2009
Publication #:	US20100194465	Pub Dt:	08/05/2010
Title:	TEMPERATURE COMPENSATED CURRENT SOURCE AND METHOD THEREFOR

Patent #:	8450964	Issue Dt:	05/28/2013	Application #:	12367667	Filing Dt:	02/09/2009
Publication #:	US20100201305	Pub Dt:	08/12/2010
Title:	METHOD OF FORMING A CONTROL CIRCUIT AND DEVICE

Patent #:	8039359	Issue Dt:	10/18/2011	Application #:	12395076	Filing Dt:	02/27/2009
Publication #:	US20090162988	Pub Dt:	06/25/2009
Title:	METHOD OF FORMING LOW CAPACITANCE ESD DEVICE AND STRUCTURE THEREFOR

Patent #:	8217706	Issue Dt:	07/10/2012	Application #:	12397444	Filing Dt:	03/04/2009
Publication #:	US20090160528	Pub Dt:	06/25/2009
Title:	METHOD FOR REGULATING TEMPERATURE

Patent #:	7910409	Issue Dt:	03/22/2011	Application #:	12408565	Filing Dt:	03/20/2009
Publication #:	US20090179223	Pub Dt:	07/16/2009
Title:	BI-DIRECTIONAL TRANSISTOR WITH BY-PASS PATH AND METHOD THEREFOR

Patent #:	7852148	Issue Dt:	12/14/2010	Application #:	12413271	Filing Dt:	03/27/2009
Publication #:	US20100244947	Pub Dt:	09/30/2010
Title:	METHOD OF FORMING A SENSING CIRCUIT AND STRUCTURE THEREFOR

Patent #:	7776677	Issue Dt:	08/17/2010	Application #:	12414071	Filing Dt:	03/30/2009
Title:	METHOD OF FORMING AN EEPROM DEVICE AND STRUCTURE THEREFOR

Patent #:	8711582	Issue Dt:	04/29/2014	Application #:	12414862	Filing Dt:	03/31/2009
Publication #:	US20100244941	Pub Dt:	09/30/2010
Title:	PARASITIC ELEMENT COMPENSATION CIRCUIT AND METHOD FOR COMPENSATING FOR THE PARASITIC ELEMENT

Patent #:	8058894	Issue Dt:	11/15/2011	Application #:	12415009	Filing Dt:	03/31/2009
Publication #:	US20100244887	Pub Dt:	09/30/2010
Title:	METHOD FOR DETECTING A FAULT CONDITION

Assignor

Exec Dt:

06/10/2009

Assignee

270 PARK AVENUE

NEW YORK, NEW YORK 10017

Correspondence name and address
	IP RESEARCH PLUS, INC.
	21 TADCASTER CIRCLE
	ATTN: PENELOPE J.A. AGODOA
	WALDORF, MD 20602

Search Results as of: 05/23/2024 07:09 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6