skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:052644/0868   Pages: 17
Recorded: 05/13/2020
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 252
Page 1 of 3
Pages: 1 2 3
1
Patent #:
Issue Dt:
09/27/2016
Application #:
14943118
Filing Dt:
11/17/2015
Title:
CONTROLLED SPALLING OF FINE FEATURES
2
Patent #:
Issue Dt:
07/18/2017
Application #:
14963446
Filing Dt:
12/09/2015
Publication #:
Pub Dt:
06/15/2017
Title:
DUAL ISOLATION FIN AND METHOD OF MAKING
3
Patent #:
Issue Dt:
02/14/2017
Application #:
14974123
Filing Dt:
12/18/2015
Title:
CAPACITOR IN STRAIN RELAXED BUFFER
4
Patent #:
Issue Dt:
08/15/2017
Application #:
14974537
Filing Dt:
12/18/2015
Publication #:
Pub Dt:
06/22/2017
Title:
CHANNEL REPLACEMENT AND BIMODAL DOPING SCHEME FOR BULK FINFET THRESHOLD VOLTAGE MODULATION WITH REDUCED PERFORMANCE PENALTY
5
Patent #:
Issue Dt:
09/05/2017
Application #:
14977945
Filing Dt:
12/22/2015
Publication #:
Pub Dt:
06/22/2017
Title:
INTERLEVEL AIRGAP DIELECTRIC
6
Patent #:
Issue Dt:
04/04/2017
Application #:
14978362
Filing Dt:
12/22/2015
Title:
NANOWIRE SEMICONDUCTOR DEVICE
7
Patent #:
Issue Dt:
05/30/2017
Application #:
14978430
Filing Dt:
12/22/2015
Publication #:
Pub Dt:
06/22/2017
Title:
SUPERLATTICE LATERAL BIPOLAR JUNCTION TRANSISTOR
8
Patent #:
Issue Dt:
01/03/2017
Application #:
14983643
Filing Dt:
12/30/2015
Title:
JUNCTIONLESS BACK END OF THE LINE VIA CONTACT
9
Patent #:
Issue Dt:
10/31/2017
Application #:
14985943
Filing Dt:
12/31/2015
Publication #:
Pub Dt:
07/06/2017
Title:
BOTTOM SOURCE/DRAIN SILICIDATION FOR VERTICAL FIELD-EFFECT TRANSISTOR (FET)
10
Patent #:
Issue Dt:
06/12/2018
Application #:
15015389
Filing Dt:
02/04/2016
Publication #:
Pub Dt:
08/10/2017
Title:
COLUMNAR INTERCONNECTS AND METHOD OF MAKING THEM
11
Patent #:
Issue Dt:
11/15/2016
Application #:
15018387
Filing Dt:
02/08/2016
Title:
RECESSED METAL LINER CONTACT WITH COPPER FILL
12
Patent #:
Issue Dt:
04/17/2018
Application #:
15042908
Filing Dt:
02/12/2016
Publication #:
Pub Dt:
08/17/2017
Title:
TUNNELING FIN TYPE FIELD EFFECT TRANSISTOR WITH EPITAXIAL SOURCE AND DRAIN REGIONS
13
Patent #:
Issue Dt:
10/17/2017
Application #:
15044258
Filing Dt:
02/16/2016
Publication #:
Pub Dt:
08/17/2017
Title:
ION FLOW BARRIER STRUCTURE FOR INTERCONNECT METALLIZATION
14
Patent #:
Issue Dt:
04/09/2019
Application #:
15045778
Filing Dt:
02/17/2016
Publication #:
Pub Dt:
08/17/2017
Title:
DUAL WORK FUNCTION CMOS DEVICES
15
Patent #:
Issue Dt:
05/30/2017
Application #:
15050975
Filing Dt:
02/23/2016
Title:
BEOL VERTICAL FUSE FORMED OVER AIR GAP
16
Patent #:
Issue Dt:
08/28/2018
Application #:
15051790
Filing Dt:
02/24/2016
Publication #:
Pub Dt:
08/24/2017
Title:
PATTERNED GATE DIELECTRICS FOR III-V-BASED CMOS CIRCUITS
17
Patent #:
Issue Dt:
02/21/2017
Application #:
15053106
Filing Dt:
02/25/2016
Title:
CONTACT AREA STRUCTURE AND METHOD FOR MANUFACTURING THE SAME
18
Patent #:
Issue Dt:
05/08/2018
Application #:
15054005
Filing Dt:
02/25/2016
Publication #:
Pub Dt:
08/31/2017
Title:
FORMING NANOTIPS
19
Patent #:
Issue Dt:
01/30/2018
Application #:
15059516
Filing Dt:
03/03/2016
Publication #:
Pub Dt:
09/07/2017
Title:
WELL AND PUNCH THROUGH STOPPER FORMATION USING CONFORMAL DOPING
20
Patent #:
Issue Dt:
04/04/2017
Application #:
15060124
Filing Dt:
03/03/2016
Title:
VERTICAL FINFET WITH STRAINED CHANNEL
21
Patent #:
Issue Dt:
08/15/2017
Application #:
15067996
Filing Dt:
03/11/2016
Title:
ROBUST HIGH PERFORMANCE LOW HYDROGEN SILICON CARBON NITRIDE (SiCNH) DIELECTRICS FOR NANO ELECTRONIC DEVICES
22
Patent #:
Issue Dt:
06/19/2018
Application #:
15079368
Filing Dt:
03/24/2016
Publication #:
Pub Dt:
09/28/2017
Title:
HIGH PERFORMANCE MIDDLE OF LINE INTERCONNECTS
23
Patent #:
Issue Dt:
06/20/2017
Application #:
15082150
Filing Dt:
03/28/2016
Title:
TOP METAL CONTACT FOR VERTICAL TRANSISTOR STRUCTURES
24
Patent #:
Issue Dt:
04/02/2019
Application #:
15082646
Filing Dt:
03/28/2016
Publication #:
Pub Dt:
09/28/2017
Title:
SINGLE PROCESS FOR LINER AND METAL FILL
25
Patent #:
Issue Dt:
05/16/2017
Application #:
15086908
Filing Dt:
03/31/2016
Title:
VERTICAL AIR GAP SUBTRACTIVE ETCH BACK END METAL
26
Patent #:
Issue Dt:
06/06/2017
Application #:
15097548
Filing Dt:
04/13/2016
Title:
LATERAL BIPOLAR JUNCTION TRANSISTOR WITH ABRUPT JUNCTION AND COMPOUND BURIED OXIDE
27
Patent #:
Issue Dt:
06/20/2017
Application #:
15134534
Filing Dt:
04/21/2016
Title:
FORMING CHAMFERLESS VIAS USING THERMALLY DECOMPOSABLE POREFILLER
28
Patent #:
Issue Dt:
08/01/2017
Application #:
15138651
Filing Dt:
04/26/2016
Title:
VERTICAL FIELD EFFECT TRANSISTORS WITH BOTTOM CONTACT METAL DIRECTLY BENEATH FINS
29
Patent #:
Issue Dt:
07/17/2018
Application #:
15153226
Filing Dt:
05/12/2016
Publication #:
Pub Dt:
11/16/2017
Title:
FIN PATTERNS WITH VARYING SPACING WITHOUT FIN CUT
30
Patent #:
Issue Dt:
04/09/2019
Application #:
15157917
Filing Dt:
05/18/2016
Publication #:
Pub Dt:
11/23/2017
Title:
DUMMY DIELECTRIC FINS FOR FINFETS WITH SILICON AND SILICON GERMANIUM CHANNELS
31
Patent #:
Issue Dt:
05/30/2017
Application #:
15158196
Filing Dt:
05/18/2016
Title:
CONTAINED PUNCH THROUGH STOPPER FOR CMOS STRUCTURES ON A STRAIN RELAXED BUFFER SUBSTRATE
32
Patent #:
Issue Dt:
03/07/2017
Application #:
15161868
Filing Dt:
05/23/2016
Title:
FIN CUT ENABLING SINGLE DIFFUSION BREAKS
33
Patent #:
Issue Dt:
08/08/2017
Application #:
15164420
Filing Dt:
05/25/2016
Title:
HIGH DENSITY PROGRAMMABLE E-FUSE CO-INTEGRATED WITH VERTICAL FETS
34
Patent #:
Issue Dt:
06/19/2018
Application #:
15174334
Filing Dt:
06/06/2016
Publication #:
Pub Dt:
12/07/2017
Title:
Techniques for Forming FINFET Transistors with Same Fin Pitch and Different Source/Drain Epitaxy Configurations
35
Patent #:
Issue Dt:
12/05/2017
Application #:
15175555
Filing Dt:
06/07/2016
Publication #:
Pub Dt:
12/07/2017
Title:
AVOIDING GATE METAL VIA SHORTING TO SOURCE OR DRAIN CONTACTS
36
Patent #:
Issue Dt:
09/26/2017
Application #:
15176286
Filing Dt:
06/08/2016
Title:
ALIGNING CONDUCTIVE VIAS WITH TRENCHES
37
Patent #:
Issue Dt:
01/16/2018
Application #:
15176548
Filing Dt:
06/08/2016
Publication #:
Pub Dt:
12/14/2017
Title:
POWER DECOUPLING ATTACHMENT
38
Patent #:
Issue Dt:
02/19/2019
Application #:
15176982
Filing Dt:
06/08/2016
Publication #:
Pub Dt:
12/14/2017
Title:
MULTI TIME PROGRAMMABLE MEMORIES USING LOCAL IMPLANTATION IN HIGH-K/ METAL GATE TECHNOLOGIES
39
Patent #:
Issue Dt:
09/25/2018
Application #:
15177358
Filing Dt:
06/09/2016
Publication #:
Pub Dt:
12/14/2017
Title:
FABRICATION OF A VERTICAL TRANSISTOR WITH SELF-ALIGNED BOTTOM SOURCE/DRAIN
40
Patent #:
Issue Dt:
01/23/2018
Application #:
15178245
Filing Dt:
06/09/2016
Publication #:
Pub Dt:
12/14/2017
Title:
FORMING A STACKED CAPACITOR
41
Patent #:
Issue Dt:
02/14/2017
Application #:
15180171
Filing Dt:
06/13/2016
Title:
RECESSED METAL LINER CONTACT WITH COPPER FILL
42
Patent #:
Issue Dt:
07/24/2018
Application #:
15180499
Filing Dt:
06/13/2016
Publication #:
Pub Dt:
06/22/2017
Title:
CHANNEL REPLACEMENT AND BIMODAL DOPING SCHEME FOR BULK FINFET THRESHOLD VOLTAGE MODULATION WITH REDUCED PERFORMANCE PENALTY
43
Patent #:
Issue Dt:
10/31/2017
Application #:
15185807
Filing Dt:
06/17/2016
Title:
On-Chip DC-DC Power Converters with Fully Integrated GaN Power Switches, Silicon CMOS Transistors and Magnetic Inductors
44
Patent #:
Issue Dt:
09/19/2017
Application #:
15187152
Filing Dt:
06/20/2016
Title:
METHOD AND STRUCTURE TO ENABLE DUAL CHANNEL FIN CRITICAL DIMENSION CONTROL
45
Patent #:
Issue Dt:
12/12/2017
Application #:
15189749
Filing Dt:
06/22/2016
Publication #:
Pub Dt:
12/28/2017
Title:
REFLOW ENHANCEMENT LAYER FOR METALLIZATION STRUCTURES
46
Patent #:
Issue Dt:
01/02/2018
Application #:
15191828
Filing Dt:
06/24/2016
Publication #:
Pub Dt:
12/28/2017
Title:
SIDEWALL IMAGE TRANSFER STRUCTURES
47
Patent #:
Issue Dt:
10/24/2017
Application #:
15192196
Filing Dt:
06/24/2016
Title:
SELECTIVE SPUTTERING WITH LIGHT MASS IONS TO SHARPEN SIDEWALL OF SUBTRACTIVELY PATTERNED CONDUCTIVE METAL LAYER
48
Patent #:
Issue Dt:
03/13/2018
Application #:
15193759
Filing Dt:
06/27/2016
Publication #:
Pub Dt:
12/28/2017
Title:
SINGLE OR MUTLI BLOCK MASK MANAGEMENT FOR SPACER HEIGHT AND DEFECT REDUCTION FOR BEOL
49
Patent #:
Issue Dt:
12/18/2018
Application #:
15196299
Filing Dt:
06/29/2016
Publication #:
Pub Dt:
01/04/2018
Title:
HIGH ASPECT RATIO GATES
50
Patent #:
Issue Dt:
05/29/2018
Application #:
15196591
Filing Dt:
06/29/2016
Publication #:
Pub Dt:
01/04/2018
Title:
METHOD AND STRUCTURE FOR FORMING MOSFET WITH REDUCED PARASITIC CAPACITANCE
51
Patent #:
Issue Dt:
03/19/2019
Application #:
15196774
Filing Dt:
06/29/2016
Publication #:
Pub Dt:
01/04/2018
Title:
VERTICAL TRANSISTOR WITH VARIABLE GATE LENGTH
52
Patent #:
Issue Dt:
11/27/2018
Application #:
15198128
Filing Dt:
06/30/2016
Publication #:
Pub Dt:
01/04/2018
Title:
VERTICAL CMOS DEVICES WITH COMMON GATE STACKS
53
Patent #:
Issue Dt:
10/17/2017
Application #:
15201490
Filing Dt:
07/03/2016
Title:
AGGRESSIVE TIP-TO-TIP SCALING USING SUBTRACTIVE INTEGRATON
54
Patent #:
Issue Dt:
12/05/2017
Application #:
15202475
Filing Dt:
07/05/2016
Title:
FORMING DEEP AIRGAPS WITHOUT FLOP OVER
55
Patent #:
Issue Dt:
08/29/2017
Application #:
15202656
Filing Dt:
07/06/2016
Title:
HYBRID INTERCONNECTS AND METHOD OF FORMING THE SAME
56
Patent #:
Issue Dt:
09/12/2017
Application #:
15218322
Filing Dt:
07/25/2016
Title:
INTERCONNECT STRUCTURE AND FABRICATION THEREOF
57
Patent #:
Issue Dt:
07/24/2018
Application #:
15218445
Filing Dt:
07/25/2016
Publication #:
Pub Dt:
01/25/2018
Title:
INTEGRATING METAL-INSULATOR-METAL CAPACITORS WITH AIR GAP PROCESS FLOW
58
Patent #:
Issue Dt:
03/12/2019
Application #:
15223092
Filing Dt:
07/29/2016
Publication #:
Pub Dt:
02/01/2018
Title:
THIN SRAM CELL HAVING VERTICAL TRANSISTORS
59
Patent #:
Issue Dt:
01/23/2018
Application #:
15225003
Filing Dt:
08/01/2016
Publication #:
Pub Dt:
02/01/2018
Title:
METHOD AND STRUCTURE OF FORMING LOW RESISTANCE INTERCONNECTS
60
Patent #:
Issue Dt:
10/17/2017
Application #:
15226834
Filing Dt:
08/02/2016
Title:
FABRICATION OF A STRAINED REGION ON A SUBSTRATE
61
Patent #:
Issue Dt:
11/28/2017
Application #:
15226971
Filing Dt:
08/03/2016
Title:
HEAT SINK FOR SEMICONDUCTOR MODULES
62
Patent #:
Issue Dt:
04/17/2018
Application #:
15229783
Filing Dt:
08/05/2016
Publication #:
Pub Dt:
02/08/2018
Title:
STRUCTURE AND METHOD TO REDUCE COPPER LOSS DURING METAL CAP FORMATION
63
Patent #:
Issue Dt:
05/15/2018
Application #:
15230443
Filing Dt:
08/07/2016
Publication #:
Pub Dt:
02/08/2018
Title:
SEMICONDUCTOR DEVICE HAVING MULTIPLE THICKNESS OXIDES
64
Patent #:
Issue Dt:
07/31/2018
Application #:
15230871
Filing Dt:
08/08/2016
Publication #:
Pub Dt:
02/08/2018
Title:
PARASITIC CAPACITANCE REDUCING CONTACT STRUCTURE IN A FINFET
65
Patent #:
Issue Dt:
12/26/2017
Application #:
15231087
Filing Dt:
08/08/2016
Title:
PASSIVATED GERMANIUM-ON-INSULATOR LATERAL BIPOLAR TRANSISTORS
66
Patent #:
Issue Dt:
04/17/2018
Application #:
15231979
Filing Dt:
08/09/2016
Publication #:
Pub Dt:
02/15/2018
Title:
SELF-ALIGNED SINGLE DUMMY FIN CUT WITH TIGHT PITCH
67
Patent #:
Issue Dt:
09/12/2017
Application #:
15236547
Filing Dt:
08/15/2016
Title:
LATERAL BIPOLAR JUNCTION TRANSISTOR WITH MULTIPLE BASE LENGTHS
68
Patent #:
Issue Dt:
03/06/2018
Application #:
15241858
Filing Dt:
08/19/2016
Publication #:
Pub Dt:
02/22/2018
Title:
WIMPY DEVICE BY SELECTIVE LASER ANNEALING
69
Patent #:
Issue Dt:
09/19/2017
Application #:
15242045
Filing Dt:
08/19/2016
Title:
METHOD AND STRUCTURE TO FABRICATE A NANOPOROUS MEMBRANE
70
Patent #:
Issue Dt:
04/10/2018
Application #:
15243052
Filing Dt:
08/22/2016
Publication #:
Pub Dt:
02/22/2018
Title:
DENSE VERTICAL NANOSHEET
71
Patent #:
Issue Dt:
03/27/2018
Application #:
15246797
Filing Dt:
08/25/2016
Publication #:
Pub Dt:
03/01/2018
Title:
VERTICAL FUSE STRUCTURES
72
Patent #:
Issue Dt:
04/24/2018
Application #:
15251403
Filing Dt:
08/30/2016
Publication #:
Pub Dt:
03/01/2018
Title:
INTERCONNECT STRUCTURE
73
Patent #:
Issue Dt:
08/14/2018
Application #:
15251450
Filing Dt:
08/30/2016
Publication #:
Pub Dt:
03/01/2018
Title:
METAL SILICATE SPACERS FOR FULLY ALIGNED VIAS
74
Patent #:
Issue Dt:
06/20/2017
Application #:
15260441
Filing Dt:
09/09/2016
Title:
CONDUCTIVE CONTACTS IN SEMICONDUCTOR ON INSULATOR SUBSTRATE
75
Patent #:
Issue Dt:
06/19/2018
Application #:
15261291
Filing Dt:
09/09/2016
Publication #:
Pub Dt:
03/15/2018
Title:
MULTI-ANGLED DEPOSITION AND MASKING FOR CUSTOM SPACER TRIM AND SELECTED SPACER REMOVAL
76
Patent #:
Issue Dt:
08/29/2017
Application #:
15266414
Filing Dt:
09/15/2016
Title:
INTEGRATED GATE DRIVER
77
Patent #:
Issue Dt:
07/24/2018
Application #:
15267646
Filing Dt:
09/16/2016
Publication #:
Pub Dt:
03/22/2018
Title:
ASYMMETRIC JUNCTION ENGINEERING FOR NARROW BAND GAP MOSFET
78
Patent #:
Issue Dt:
01/02/2018
Application #:
15268787
Filing Dt:
09/19/2016
Title:
SELECTIVE SURFACE MODIFICATION OF INTERCONNECT STRUCTURES
79
Patent #:
Issue Dt:
04/18/2017
Application #:
15271464
Filing Dt:
09/21/2016
Title:
III-V COMPOUND SEMICONDUCTOR CHANNEL MATERIAL FORMATION ON MANDREL AFTER MIDDLE-OF-THE-LINE DIELECTRIC FORMATION
80
Patent #:
Issue Dt:
03/20/2018
Application #:
15271939
Filing Dt:
09/21/2016
Publication #:
Pub Dt:
03/22/2018
Title:
THIN LOW DEFECT RELAXED SILICON GERMANIUM LAYERS ON BULK SILICON SUBSTRATES
81
Patent #:
Issue Dt:
07/11/2017
Application #:
15272811
Filing Dt:
09/22/2016
Title:
SELF-ALIGNED SPACER FOR CUT-LAST TRANSISTOR FABRICATION
82
Patent #:
Issue Dt:
10/31/2017
Application #:
15272977
Filing Dt:
09/22/2016
Title:
SACRIFICIAL CAP FOR FORMING SEMICONDUCTOR CONTACT
83
Patent #:
Issue Dt:
07/11/2017
Application #:
15274621
Filing Dt:
09/23/2016
Title:
ON-CHIP MIM CAPACITOR
84
Patent #:
Issue Dt:
08/22/2017
Application #:
15275565
Filing Dt:
09/26/2016
Title:
SIMPLIFIED GATE STACK PROCESS TO IMPROVE DUAL CHANNEL CMOS PERFORMANCE
85
Patent #:
Issue Dt:
07/11/2017
Application #:
15277291
Filing Dt:
09/27/2016
Title:
SEMICONDUCTOR DEVICE WITH SELF-ALIGNED CARBON NANOTUBE GATE
86
Patent #:
Issue Dt:
09/05/2017
Application #:
15278747
Filing Dt:
09/28/2016
Title:
HYBRIDIZATION FIN REVEAL FOR UNIFORM FIN REVEAL DEPTH ACROSS DIFFERENT FIN PITCHES
87
Patent #:
Issue Dt:
10/17/2017
Application #:
15280518
Filing Dt:
09/29/2016
Title:
HETEROGENEOUS METALLIZATION USING SOLID DIFFUSION REMOVAL OF METAL INTERCONNECTS
88
Patent #:
Issue Dt:
06/27/2017
Application #:
15282012
Filing Dt:
09/30/2016
Title:
VIA AND CHAMFER CONTROL FOR ADVANCED INTERCONNECTS
89
Patent #:
Issue Dt:
06/13/2017
Application #:
15282152
Filing Dt:
09/30/2016
Title:
CONTACT RESISTANCE REDUCTION BY III-V GA DEFICIENT SURFACE
90
Patent #:
Issue Dt:
11/21/2017
Application #:
15282378
Filing Dt:
09/30/2016
Title:
SHALLOW TRENCH ISOLATION RECESS PROCESS FLOW FOR VERTICAL FIELD EFFECT TRANSISTOR FABRICATION
91
Patent #:
Issue Dt:
08/22/2017
Application #:
15289374
Filing Dt:
10/10/2016
Title:
FINFETS WITH CONTROLLABLE AND ADJUSTABLE CHANNEL DOPING
92
Patent #:
Issue Dt:
10/15/2019
Application #:
15292789
Filing Dt:
10/13/2016
Publication #:
Pub Dt:
07/06/2017
Title:
JUNCTIONLESS BACK END OF THE LINE VIA CONTACT
93
Patent #:
Issue Dt:
08/15/2017
Application #:
15293572
Filing Dt:
10/14/2016
Publication #:
Pub Dt:
06/22/2017
Title:
NANOWIRE SEMICONDUCTOR DEVICE
94
Patent #:
Issue Dt:
04/17/2018
Application #:
15294467
Filing Dt:
10/14/2016
Publication #:
Pub Dt:
04/19/2018
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SEMICONDUCTOR DEVICE
95
Patent #:
Issue Dt:
12/25/2018
Application #:
15294986
Filing Dt:
10/17/2016
Publication #:
Pub Dt:
04/19/2018
Title:
FORMING STRAINED CHANNEL WITH GERMANIUM CONDENSATION
96
Patent #:
Issue Dt:
08/22/2017
Application #:
15298966
Filing Dt:
10/20/2016
Title:
VERTICAL TRANSISTOR WITH UNIFORM BOTTOM SPACER FORMED BY SELECTIVE OXIDATION
97
Patent #:
Issue Dt:
01/30/2018
Application #:
15334796
Filing Dt:
10/26/2016
Title:
BARRIER PLANARIZATION FOR INTERCONNECT METALLIZATION
98
Patent #:
Issue Dt:
05/23/2017
Application #:
15336859
Filing Dt:
10/28/2016
Title:
FORMING SELF-ALIGNED DUAL PATTERNING MANDREL AND NON-MANDREL INTERCONNECTS
99
Patent #:
Issue Dt:
02/20/2018
Application #:
15339164
Filing Dt:
10/31/2016
Title:
FORMING ON-CHIP METAL-INSULATOR-SEMICONDUCTOR CAPACITOR
100
Patent #:
Issue Dt:
07/11/2017
Application #:
15339402
Filing Dt:
10/31/2016
Title:
GATE HEIGHT AND SPACER UNIFORMITY
Assignor
1
Exec Dt:
03/06/2020
Assignee
1
1891 ROBERTSON ROAD
SUITE 100
OTTAWA, CANADA K2H 5B7
Correspondence name and address
ELPIS TECHNOLOGIES INC.
1891 ROBERSTON ROAD
SUITE 100
OTTAWA, K2H 5B7 CANADA

Search Results as of: 05/28/2024 01:34 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT