Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 009949/0952 | |
| Pages: | 4 |
| | Recorded: | 05/13/1999 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09209635
|
Filing Dt:
|
12/10/1998
|
|
Title:
|
ERROR SELF-CHECKING AND RECOVERY USING LOCK-STEP PROCESSOR PAIR ARCHITECTURE
|
|
|
Assignee
|
|
|
|
|
| 10435 NORTH TANTAU AVENUE, LOC. 200-16 |
| CUPERTINO, CALIFORNIA 95014 |
|
|
Correspondence name and address
|
| |
TOWNSEND AND TOWNSEND AND CREW LLP
|
| |
ROBERT J. BENNETT
|
| |
TWO EMBARCADERO CENTER, 8TH FLOOR
|
| |
SAN FRANCISCO, CALIFORNIA 94111-3834
|
Search Results as of:
05/26/2024 09:29 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
