Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2018
|
Application #:
|
14869381
|
Filing Dt:
|
09/29/2015
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2017
| | | | |
|
Inventors:
|
Adalberto G. YANES, Eric N. LAIS
|
|
Title:
|
PERIPHERAL COMPONENT INTERCONNECT EXPRESS (PCIE) PSEUDO-VIRTUAL CHANNELS USING VENDOR DEFINED MESSAGES
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
|
|
| PATTERSON & SHERIDAN, LLP / IBM AUS |
| 24 GREENWAY PLAZA |
| SUITE 1600 |
| HOUSTON, TX 77046 |
|
|
Search Results as of:
05/23/2024 07:44 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
