Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
09947250
|
Filing Dt:
|
09/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
|
Inventors:
|
Rajiv Jain, Alan Peisheng Su, Chaitali Biswas
|
|
Title:
|
METHOD FOR MODELING AND PROCESSING ASYNCHRONOUS FUNCTIONAL SPECIFICATION FOR SYSTEM LEVEL ARCHITECTURE SYNTHESIS
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| LEGAL DEPARTMENT, DL429, INTELLECTUAL PROPERTY ADMINISTRATION |
| P.O. BOX 7599 |
| LOVELAND, COLORADO 80537 |
|
|
|
|
| AGILENT TECHNOLOGIES, INC. |
| RECORDS MANAGER |
| 1601 CALIFORNIA AVENUE |
| MAIL STOP 17L-5A |
| PALO ALTO, CA 94304-1111 |
|
|
Search Results as of:
05/23/2024 06:41 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
