Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10992488
|
Filing Dt:
|
11/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
|
Inventors:
|
Hung Cai Ngo, Jente Benedict Kuang, Harmander Singh Deogun, AJ Kleinosowski
|
|
Title:
|
DYNAMIC LOGIC CIRCUIT APPARATUS AND METHOD FOR REDUCING LEAKAGE POWER CONSUMPTION VIA SEPARATE CLOCK AND OUTPUT STAGE CONTROL
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
|
|
| IBM CORPORATION |
| CASIMER K. SALYS |
| INTELLECTUAL PROPERTY LAW |
| 11400 BURNET ROAD |
| AUSTIN, TX 78758 |
|
|
Search Results as of:
05/22/2024 10:22 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
