Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11856638
|
Filing Dt:
|
09/17/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
|
Inventor:
|
Chia-Liang Lin
|
|
Title:
|
METHOD AND APPARATUS TO REDUCE INTERNAL CIRCUIT ERRORS IN A MULTI-BIT DELTA-SIGMA MODUALTOR
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NO.2 INNOVATION ROAD II, SCIENCE BASED INDUSTRIAL PARK |
| HSINCHU, TAIWAN |
|
|
|
|
| KNOBBE, MARTENS, OLSON & BEAR, LLP |
| 2040 MAIN STREET, 14TH FLOOR |
| IRVINE, CA 92614 |
|
|
Search Results as of:
05/07/2024 09:32 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
