Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13326320
|
Filing Dt:
|
12/15/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
|
Inventors:
|
Takuya Nakaike, Harold Wade Cain III, Toshihiko Koju, Ali Ijaz Sheikh, Maged M. Michael
|
|
Title:
|
CODE SECTION OPTIMIZATION BY REMOVING MEMORY BARRIER INSTRUCTION AND ENCLOSING WITHIN A TRANSACTION THAT EMPLOYS HARDWARE TRANSACTION MEMORY
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
|
|
| LAW OFFICES (YORKTOWN) |
| 550 W BASELINE RD. #102-275 |
| MESA, AZ 85210 |
|
|
Search Results as of:
05/14/2024 05:52 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
