skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
06/14/2005
Application #:
09880223
Filing Dt:
06/13/2001
Publication #:
Pub Dt:
12/19/2002
Inventors:
Louis L. Hsu, Rajiv V. Joshi, Fariborz Assaderaghi
Title:
T-RAM CELL HAVING A BURIED VERTICAL THYRISTOR AND A PSEUDO-TFT TRANSFER GATE AND METHOD FOR FABRICATING THE SAME
Assignment: 1
Reel/Frame:
011907/0071Recorded: 06/13/2001Pages: 6
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
05/10/2001
Exec Dt:
05/31/2001
Exec Dt:
05/11/2001
Assignee:
NEW ORCHARD ROAD
ARMONK, NEW YORK 10504
Correspondent:
DILWORTH & BARRESE, LLP
PAUL J. FARRELL, ESQ.
333 EARLE OVINGTON BOULEVARD
UNIONDALE, NEW YORK 11553

Search Results as of: 05/14/2024 03:03 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT