skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 2
Patent #:
NONE
Issue Dt:
Application #:
11021003
Filing Dt:
12/23/2004
Publication #:
Pub Dt:
01/05/2006
Inventors:
Bruno Garlepp, Michael Sobelman
Title:
Cascaded locked-loop circuits deriving high-frequency, low noise clock signals from a jittery, low-frequency reference
Assignment: 1
Reel/Frame:
016305/0425Recorded: 02/28/2005Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
09/13/2004
Exec Dt:
09/13/2004
Exec Dt:
09/13/2004
Assignee:
4440 EL CAMINO REAL
LOS ALTOS, CALIFORNIA 94022
Correspondent:
SILICON EDGE LAW GROUP LLP
ARTHUR J. BEHIEL, PATENT ATTORNEY
6601 KOLL CENTER PARKWAY
SUTIE 245
PLEASANTON, CA 94566
Assignment: 2
Reel/Frame:
017050/0230Recorded: 09/19/2005Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
09/13/2004
Exec Dt:
09/13/2004
Exec Dt:
09/13/2004
Assignee:
4440 EL CAMINO REAL
LOS ALTOS, CALIFORNIA 94022
Correspondent:
SILICON EDGE LAW GROUP LLP
ARTHUR J. BEHIEL, PATENT ATTORNEY
6601 KOLL CENTER PARKWAY, SUITE 245
PLEASANTON, CALIFORNIA 94566

Search Results as of: 05/29/2024 02:07 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT