Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11021003
|
Filing Dt:
|
12/23/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Inventors:
|
Bruno Garlepp, Michael Sobelman
|
Title:
|
Cascaded locked-loop circuits deriving high-frequency, low noise clock signals from a jittery, low-frequency reference
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
4440 EL CAMINO REAL |
LOS ALTOS, CALIFORNIA 94022 |
|
|
|
SILICON EDGE LAW GROUP LLP |
ARTHUR J. BEHIEL, PATENT ATTORNEY |
6601 KOLL CENTER PARKWAY |
SUTIE 245 |
PLEASANTON, CA 94566 |
|
|
Assignment:
2
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
4440 EL CAMINO REAL |
LOS ALTOS, CALIFORNIA 94022 |
|
|
|
SILICON EDGE LAW GROUP LLP |
ARTHUR J. BEHIEL, PATENT ATTORNEY |
6601 KOLL CENTER PARKWAY, SUITE 245 |
PLEASANTON, CALIFORNIA 94566 |
|
|
Search Results as of:
05/29/2024 02:07 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|