skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
NONE
Issue Dt:
Application #:
12890431
Filing Dt:
09/24/2010
Publication #:
Pub Dt:
01/20/2011
Inventors:
Naotaka HASHIMOTO, Yutaka Hoshino, Shuji Ikeda
Title:
METHOD OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVCIE HAVING CAPACITOR ELEMENT
Assignment: 1
Reel/Frame:
038425/0710Recorded: 04/29/2016Pages: 7
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignor:
Exec Dt:
01/27/2015
Assignee:
2400 DALLAS PARKWAY
SUITE 200
PLANO, TEXAS 75093
Correspondent:
ACACIA RESEARCH GROUP LLC
2400 DALLAS PARKWAY
SUITE 200
PLANO, TX 75093

Search Results as of: 05/22/2024 08:09 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT