Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14759504
|
Filing Dt:
|
07/07/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Inventors:
|
Satoshi MURAOKA, Yutaka UEMATSU, Hideki OSAKA, Yuusuke FUKUMURA, Satoru WATANABE et al
|
Title:
|
DRAM HAVING SDRAM INTERFACE AND FLASH MEMORY CONSOLIDATED MEMORY MODULE
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
6-6, MARUNOUCHI 1-CHOME, CHIYODA-KU |
TOKYO, JAPAN 100-8280 |
|
|
|
MITCHELL W. SHAPIRO |
MILES & STOCKBRIDGE P.C. |
1751 PINNACLE DRIVE, SUITE 1500 |
TYSONS CORNER, VA 22102-3833 |
|
|
Search Results as of:
05/23/2024 11:16 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|