skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
NONE
Issue Dt:
Application #:
15556652
Filing Dt:
09/08/2017
Publication #:
Pub Dt:
02/22/2018
Inventors:
HUAIYU ZHU, TAO YE, BING ZHOU, QUNXING JIANG, XIAOKAI WANG, SHENGJIAN SI, YUSEN PEI, TENG SHI
Title:
FPGA Clock Signal Self-detection Method
Assignment: 1
Reel/Frame:
043529/0095Recorded: 09/08/2017Pages: 5
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
07/25/2017
Exec Dt:
07/25/2017
Exec Dt:
07/25/2017
Exec Dt:
07/25/2017
Exec Dt:
07/25/2017
Exec Dt:
07/25/2017
Exec Dt:
07/25/2017
Exec Dt:
07/25/2017
Assignee:
NO. 428, EAST JIANGCHUAN ROAD, MINHANG DISTRICT
SHANGHAI, CHINA 200241
Correspondent:
KILE PARK REED & HOUTTEMAN LLC
3057 NUTLEY STREET
SUITE 819
FAIRFAX, VA 22031

Search Results as of: 05/26/2024 02:52 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT