Total properties:
179
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05055572
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05202899
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05202939
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05202953
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05202987
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05204056
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05337132
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05361434
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05409374
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05513091
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05532406
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05539392
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1977
|
Application #:
|
05617955
|
Filing Dt:
|
09/29/1975
|
|
Title:
|
DUAL TONE MULTIPLE FREQUENCY GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/1979
|
Application #:
|
05644854
|
Filing Dt:
|
12/29/1975
|
|
Title:
|
MOSFET RANDOM ACCESS MEMORY CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1977
|
Application #:
|
05644855
|
Filing Dt:
|
|
|
Title:
|
CLOCK GENERATOR AND DELAY STAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/1978
|
Application #:
|
05644856
|
Filing Dt:
|
|
|
Title:
|
MOSFET BUFFER FOR TTL'LOGIC INPUT AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1977
|
Application #:
|
05644857
|
Filing Dt:
|
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1979
|
Application #:
|
05726579
|
Filing Dt:
|
09/27/1976
|
|
Title:
|
SERIES READ ONLY MEMORY STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1977
|
Application #:
|
05741720
|
Filing Dt:
|
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1978
|
Application #:
|
05746665
|
Filing Dt:
|
12/02/1976
|
|
Title:
|
SYMMETRICAL CELL LAYOUT FOR STATIC RAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/1979
|
Application #:
|
05816363
|
Filing Dt:
|
07/18/1977
|
|
Title:
|
HIGH PERFORMANCE INTEGRATED CIRCUITS AND METHOD FOR MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1979
|
Application #:
|
05816364
|
Filing Dt:
|
07/18/1977
|
|
Title:
|
INTEGRATED CIRCUIT WITH THRESHOLD REGULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1979
|
Application #:
|
05825602
|
Filing Dt:
|
08/18/1977
|
|
Title:
|
INTEGRATED CIRCUIT WITH POWER SUPPLY VOLTAGE LEVEL DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1980
|
Application #:
|
05840679
|
Filing Dt:
|
10/11/1977
|
|
Title:
|
DEPLETION CONTROLLED SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1983
|
Application #:
|
05937272
|
Filing Dt:
|
08/28/1978
|
|
Title:
|
ONE TRANSISTOR-ONE CAPACITOR MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/1979
|
Application #:
|
05945361
|
Filing Dt:
|
09/25/1978
|
|
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1980
|
Application #:
|
05945362
|
Filing Dt:
|
09/25/1978
|
|
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1981
|
Application #:
|
05957587
|
Filing Dt:
|
11/03/1978
|
|
Title:
|
EXTREMELY LOW CURRENT LOAD DEVICE FOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1982
|
Application #:
|
06002424
|
Filing Dt:
|
01/10/1979
|
|
Title:
|
INTEGRATED CIRCUIT CHIP TELEPHONE COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1981
|
Application #:
|
06043419
|
Filing Dt:
|
05/29/1979
|
|
Title:
|
EXTREMELY LOW CURRENT LOAD DEVICE FOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1981
|
Application #:
|
06043420
|
Filing Dt:
|
05/29/1979
|
|
Title:
|
METHOD OF MAKING AN EXTREMELY LOW CURRENT LOAD DEVICE FOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1981
|
Application #:
|
06053880
|
Filing Dt:
|
07/02/1979
|
|
Title:
|
PROGRAMMABLE READ ONLY MEMORY INTEGRATED CIRCUIT WITH BIT-CHECK AND DEPROGRAMMING MODES AND METHODS FOR PROGRAMMING AND TESTING SAID CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1981
|
Application #:
|
06066147
|
Filing Dt:
|
08/13/1979
|
|
Title:
|
AND-GATE CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1982
|
Application #:
|
06066148
|
Filing Dt:
|
08/13/1979
|
|
Title:
|
HIGH VOLTAGE CLOCK GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1981
|
Application #:
|
06066149
|
Filing Dt:
|
08/13/1979
|
|
Title:
|
REFRESH COUNTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1982
|
Application #:
|
06105004
|
Filing Dt:
|
12/18/1979
|
|
Title:
|
LOW SENSITIVITY SWITCHED-CAPACITOR LADDER FILTER USING MONOLITHIC MOS CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1982
|
Application #:
|
06110949
|
Filing Dt:
|
01/10/1980
|
|
Title:
|
METHOD FOR MAKING A DEPLETION CONTROLLED SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1982
|
Application #:
|
06111274
|
Filing Dt:
|
01/11/1980
|
|
Title:
|
DYNAMIC RATIOLESS CIRCUITRY FOR RANDOM LOGIC APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1982
|
Application #:
|
06113621
|
Filing Dt:
|
01/21/1980
|
|
Title:
|
MEMORY PROTECTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1981
|
Application #:
|
06117223
|
Filing Dt:
|
01/31/1980
|
|
Title:
|
MOS MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1981
|
Application #:
|
06119292
|
Filing Dt:
|
02/06/1980
|
|
Title:
|
TIMING OF ACTIVE PULLUP FOR DYNAMIC SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1981
|
Application #:
|
06119293
|
Filing Dt:
|
02/06/1980
|
|
Title:
|
LOW-POWER BATTERY BACKUP CIRCUIT FOR SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1982
|
Application #:
|
06119538
|
Filing Dt:
|
02/07/1980
|
|
Title:
|
BACKUP POWER CIRCUIT FOR BIASING BIT LINES OF A STATIC SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1982
|
Application #:
|
06119539
|
Filing Dt:
|
02/07/1980
|
|
Title:
|
BANDGAP VOLTAGE REFERENCE EMPLOYING SUB-SURFACE CURRENT USING A STANDARD CMOS PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1982
|
Application #:
|
06119578
|
Filing Dt:
|
02/07/1980
|
|
Title:
|
SINGLE ELECTRODE SENSE CIRCUIT FOR CHARGE-COUPLED TRANSVERSAL FILTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1981
|
Application #:
|
06120268
|
Filing Dt:
|
02/11/1980
|
|
Title:
|
ACTIVE REFRESH CIRCUIT FOR DYNAMIC MOS CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1981
|
Application #:
|
06120929
|
Filing Dt:
|
02/12/1980
|
|
Title:
|
BLOCK REDUNDANCY FOR MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1982
|
Application #:
|
06130853
|
Filing Dt:
|
03/17/1980
|
|
Title:
|
THREE LAYER FLOATING GATE MEMORY TRANSISTOR WITH ERASE GATE OVER FIELD OXIDE REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1982
|
Application #:
|
06136588
|
Filing Dt:
|
04/02/1980
|
|
Title:
|
HIGH DENSITY READ ONLY MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1982
|
Application #:
|
06145550
|
Filing Dt:
|
05/01/1980
|
|
Title:
|
ANALOG/DIGITAL CONVERTER UTILILIZING A SINGLE COLUMN OF ANALOG SWITCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1984
|
Application #:
|
06194334
|
Filing Dt:
|
10/06/1980
|
|
Title:
|
VARIABLE DELAY CIRCUIT FOR EMULATING WORD LINE DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/1984
|
Application #:
|
06208378
|
Filing Dt:
|
11/19/1980
|
|
Title:
|
METHOD OF MAKING A PLURALITY OF MOSFETS HAVING DIFFERENT THRESHOLD VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1982
|
Application #:
|
06227053
|
Filing Dt:
|
06/02/1980
|
|
Title:
|
DECODER CIRCUIT FOR SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/1983
|
Application #:
|
06227054
|
Filing Dt:
|
06/02/1980
|
|
Title:
|
SHARED QUIET LINE FLIP-FLOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1982
|
Application #:
|
06231240
|
Filing Dt:
|
06/02/1980
|
|
Title:
|
SEMICONDUCTOR MEMORY DECODER WITH NONSELECTED ROW LINE HOLD DOWN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1982
|
Application #:
|
06234174
|
Filing Dt:
|
02/13/1981
|
|
Title:
|
SINGLE CHIP MOS/LSI MICROCOMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1982
|
Application #:
|
06234400
|
Filing Dt:
|
02/13/1981
|
|
Title:
|
INTEGRATED CIRCUIT PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1982
|
Application #:
|
06235180
|
Filing Dt:
|
02/17/1981
|
|
Title:
|
REFRESH COUNTER TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/1985
|
Application #:
|
06236239
|
Filing Dt:
|
02/20/1981
|
|
Title:
|
PLACEMENT OF CLOCK CIRCUITS FOR SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1983
|
Application #:
|
06252972
|
Filing Dt:
|
06/25/1980
|
|
Title:
|
LOW POWER DIFFERENTIAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1983
|
Application #:
|
06261121
|
Filing Dt:
|
09/10/1980
|
|
Title:
|
DELAY STAGE FOR A CLOCK GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/1983
|
Application #:
|
06261123
|
Filing Dt:
|
06/02/1980
|
|
Title:
|
DATA COMPRESSION, ENCRYPTION, AND IN-LINE TRANSMISSION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1982
|
Application #:
|
06261236
|
Filing Dt:
|
09/05/1980
|
|
Title:
|
SOCKET FOR HOUSING A PLURALITY OF INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1983
|
Application #:
|
06265983
|
Filing Dt:
|
06/30/1980
|
|
Title:
|
TONE GENERATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1982
|
Application #:
|
06265984
|
Filing Dt:
|
11/07/1980
|
|
Title:
|
BUFFER CIRCUIT FOR SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1982
|
Application #:
|
06265986
|
Filing Dt:
|
11/07/1980
|
|
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR READ ONLY MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1982
|
Application #:
|
06265994
|
Filing Dt:
|
09/10/1980
|
|
Title:
|
CLOCKING SYSTEM FOR A SELF-REFRESHED DYNAMIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/1984
|
Application #:
|
06270528
|
Filing Dt:
|
12/24/1981
|
|
Title:
|
LOW VOLTAGE LOW POWER RC OSCILLATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/1983
|
Application #:
|
06273841
|
Filing Dt:
|
01/15/1981
|
|
Title:
|
CIRCUIT FOR DETECTING LOSS OF SUPPLY VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1982
|
Application #:
|
06273842
|
Filing Dt:
|
12/22/1980
|
|
Title:
|
ON-HOOK/OFF-HOOK DETECTOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/1983
|
Application #:
|
06273843
|
Filing Dt:
|
12/24/1980
|
|
Title:
|
MULTIPIN COUPLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1982
|
Application #:
|
06273845
|
Filing Dt:
|
12/24/1980
|
|
Title:
|
ROW DRIVER CIRCUIT FOR SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/1983
|
Application #:
|
06273847
|
Filing Dt:
|
09/08/1981
|
|
Title:
|
SINGLE LAYER BURN-IN TAPE FOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/1984
|
Application #:
|
06273848
|
Filing Dt:
|
01/15/1981
|
|
Title:
|
INTEGRATED CIRCUIT PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1982
|
Application #:
|
06275056
|
Filing Dt:
|
04/16/1981
|
|
Title:
|
CURRENT LIMITING MOS TRANSISTOR DRIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1983
|
Application #:
|
06275057
|
Filing Dt:
|
02/02/1981
|
|
Title:
|
SEMICONDUCTOR MEMORY CELL MARGIN TEST CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1983
|
Application #:
|
06277652
|
Filing Dt:
|
09/08/1980
|
|
Title:
|
TAPE BURN-IN CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1982
|
Application #:
|
06278905
|
Filing Dt:
|
05/18/1981
|
|
Title:
|
REFERENCE VOLTAGE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/1984
|
Application #:
|
06278906
|
Filing Dt:
|
05/18/1981
|
|
Title:
|
CIRCUIT FOR GENERATING ANALOG SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1983
|
Application #:
|
06278907
|
Filing Dt:
|
12/24/1980
|
|
Title:
|
STATIC RAM MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/1983
|
Application #:
|
06282181
|
Filing Dt:
|
06/02/1980
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/1983
|
Application #:
|
06282858
|
Filing Dt:
|
07/13/1981
|
|
Title:
|
METHOD AND APPARATUS FOR ALIGNING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1982
|
Application #:
|
06282865
|
Filing Dt:
|
07/13/1981
|
|
Title:
|
METHOD AND APPARATUS FOR FOCUSING A LASER BEAM ON AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/1984
|
Application #:
|
06290833
|
Filing Dt:
|
08/07/1981
|
|
Title:
|
MOSFET FABRICATION PROCESS FOR REDUCING OVERLAP CAPACITANCE AND LOWERING INTERCONNECT IMPEDANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1983
|
Application #:
|
06292122
|
Filing Dt:
|
06/02/1980
|
|
Title:
|
SEMICONDUCTOR MEMORY FOR USE IN CONJUNCTION WITH ERROR DETECTION AND CORRECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/1983
|
Application #:
|
06292512
|
Filing Dt:
|
08/13/1981
|
|
Title:
|
METHOD AND APPARATUS FOR PROGRAMMED CIRCUIT ELEMENTS IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/1984
|
Application #:
|
06292918
|
Filing Dt:
|
08/10/1981
|
|
Title:
|
TEST APPARATUS FOR CIRCUITS HAVING A MULTIPLEX INPUT/OUTPUT TERMINAL INCLUDING A LOAD CONNECTED TO THE TERMINAL TOGETHER WITH CIRCUITRY FOR MONITORING THE CURRENT FLOW THROUGH THE LOAD WHEN INPUTTING A SIGNAL TO THE TERMINAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/1983
|
Application #:
|
06294831
|
Filing Dt:
|
08/21/1981
|
|
Title:
|
MULTI-BIT READ ONLY MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1983
|
Application #:
|
06294841
|
Filing Dt:
|
08/21/1981
|
|
Title:
|
SEMICONDUCTOR MEMORY ADDRESS BUFFER HAVING POWER DOWN MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/1983
|
Application #:
|
06294842
|
Filing Dt:
|
08/21/1981
|
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT WITH DEPLETION DATA TRANSFER TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1983
|
Application #:
|
06300609
|
Filing Dt:
|
09/09/1981
|
|
Title:
|
SELF-LOADING BOOTSTRAP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/1983
|
Application #:
|
06307641
|
Filing Dt:
|
10/01/1981
|
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1983
|
Application #:
|
06308492
|
Filing Dt:
|
10/05/1981
|
|
Title:
|
LEAD FRAME EMBEDDING FIXTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1983
|
Application #:
|
06319045
|
Filing Dt:
|
11/06/1981
|
|
Title:
|
TEMPERATURE COMPENSATED REFERENCE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/1984
|
Application #:
|
06322915
|
Filing Dt:
|
11/19/1981
|
|
Title:
|
NONVOLATILE STATIC RANDOM ACCESS MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1983
|
Application #:
|
06328375
|
Filing Dt:
|
12/07/1981
|
|
Title:
|
MOS BOOTSTRAPPED BUFFER FOR VOLTAGE LEVEL CONVERSION WITH FAST OUTPUT RISE TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/1984
|
Application #:
|
06329586
|
Filing Dt:
|
12/10/1981
|
|
Title:
|
BOOTSTRAPPED CLOCK DRIVER INCLUDING DELAY MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/1984
|
Application #:
|
06335142
|
Filing Dt:
|
12/28/1981
|
|
Title:
|
LOOP LENGTH COMPENSATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/1984
|
Application #:
|
06335144
|
Filing Dt:
|
12/28/1981
|
|
Title:
|
SIDETONE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/1984
|
Application #:
|
06335145
|
Filing Dt:
|
12/28/1981
|
|
Title:
|
LOW LOOP CURRENT SWITCH LATCH CIRCUIT
|
|
