Total properties:
17
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08179904
|
Filing Dt:
|
01/11/1994
|
Title:
|
BI-PLANAR MULTI-CHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
08207751
|
Filing Dt:
|
03/08/1994
|
Title:
|
SIGN-EXTENSION OF IMMEDIATE CONSTANTS IN AN ALU
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
08207857
|
Filing Dt:
|
03/08/1994
|
Title:
|
EMULATION OF SEGMENT BOUNDS CHECKING USING PAGING WITH SUB-PAGE VALIDITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08252579
|
Filing Dt:
|
06/01/1994
|
Title:
|
REDUCED-MODULUS ADDRESS GENERATION USING SIGN-EXTENSION AND CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08267658
|
Filing Dt:
|
06/29/1994
|
Title:
|
MASTER-SLAVE CACHE SYSTEM FOR INSTRUCTION AND DATA CACHE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1996
|
Application #:
|
08277905
|
Filing Dt:
|
07/20/1994
|
Title:
|
EMULATING OPERATING SYSTEM CALLS IN AN ALTERNATE INSTRUCTION SET USING A MODIFIED CODE SEGMENT DESCRIPTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1996
|
Application #:
|
08277962
|
Filing Dt:
|
07/20/1994
|
Title:
|
SHARED REGISTER ARCHITECTURE FOR A DUAL-INSTRUCTION-SET CPU
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/1995
|
Application #:
|
08298593
|
Filing Dt:
|
08/31/1994
|
Title:
|
BICMOS STATIC RAM WITH ACTIVE-LOW WORD LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08298771
|
Filing Dt:
|
08/31/1994
|
Title:
|
ADDRESS TRACKING AND BRANCH RESOLUTION IN A PROCESSOR WITH MULTIPLE EXECUTION PIPELINES AND INSTRUCTION STREAM DISCONTINUITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08298778
|
Filing Dt:
|
08/31/1994
|
Title:
|
BLOCK-BASED BRANCH PREDICTION USING A TARGET FINDER ARRAY STORING TAR- GET SUB-ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08344179
|
Filing Dt:
|
11/23/1994
|
Title:
|
ADAPTIVE NON-RESTORING INTEGER DIVIDE APPARATUS WITH INTEGRATED OVERFLOW DETECT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08361017
|
Filing Dt:
|
12/21/1994
|
Title:
|
DUAL INSTRUCTION SET PROCESSOR HAVING A PIPELINE WITH A PIPESTAGE FUNCTIONAL UNIT THAT IS RELOCATABLE IN TIME AND SEQUENCE ORDER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08372861
|
Filing Dt:
|
01/13/1995
|
Title:
|
SOLID GOLF BALL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/1996
|
Application #:
|
08375352
|
Filing Dt:
|
01/19/1995
|
Title:
|
FLOATING POINT EXCEPTION PREDICTION FOR COMPOUND OPERATIONS AND VARIABLE PRECISION USING AN INTERMEDIATE EXPONENT BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08407505
|
Filing Dt:
|
03/20/1995
|
Title:
|
HIGH-STABILITY CMOS MULTI-PORT REGISTER FILE MEMORY CELL WITH COLUMN ISOLATION AND CURRENT-MIRROR ROW LINE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08413089
|
Filing Dt:
|
03/29/1995
|
Title:
|
ESTERIFICATION PRODUCT OF AROMATIC NOVOLAK RESIN WITH QUINONE DIAZIDE SULFONYL GROUP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1996
|
Application #:
|
08444814
|
Filing Dt:
|
05/18/1995
|
Title:
|
SIGN-EXTENSION OF IMMEDIATE CONSTANTS IN AN ALU USING AN ADDER IN AN I NTEGER
|
|