Total properties:
17
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1992
|
Application #:
|
07308206
|
Filing Dt:
|
02/08/1989
|
Title:
|
DEADLOCK RESOLUTION WITH CACHE SNOOPING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/1990
|
Application #:
|
07314333
|
Filing Dt:
|
02/22/1989
|
Title:
|
INTERFACE CONTROL CIRCUIT WITH ACTIVE CIRCUIT CHARGE OR DISCHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/1990
|
Application #:
|
07316360
|
Filing Dt:
|
02/27/1989
|
Title:
|
FREQUENCY DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1991
|
Application #:
|
07318383
|
Filing Dt:
|
03/03/1989
|
Title:
|
MOS ANALOG NOR AMPLIFIER AND CURRENT SOURCE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1993
|
Application #:
|
07583228
|
Filing Dt:
|
09/14/1990
|
Title:
|
MOS ANALOG XOR AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1992
|
Application #:
|
07600526
|
Filing Dt:
|
10/19/1990
|
Title:
|
FULLY DIFFERENTIAL SAMPLE AND HOLD ADDER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1994
|
Application #:
|
07632172
|
Filing Dt:
|
12/20/1990
|
Title:
|
CIRCUIT FOR INITIALIZING REGISTERS USING TWO INPUT SIGNALS FOR WRITING DEFAULT VALUE INTO D-LATCH AFTER A RESET OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1993
|
Application #:
|
07668543
|
Filing Dt:
|
03/13/1991
|
Title:
|
PIPELINED DUAL PORT RAM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1992
|
Application #:
|
07684587
|
Filing Dt:
|
04/12/1991
|
Title:
|
CLOCK SWITCHING CIRCUIT AND METHOD FOR PREVENTING GLITCH DURING SWITCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1993
|
Application #:
|
07755305
|
Filing Dt:
|
09/05/1991
|
Title:
|
DISPLAY DEVICE CONTROLLER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1993
|
Application #:
|
07777688
|
Filing Dt:
|
10/15/1991
|
Title:
|
EASILY TESTABLE HIGH SPEED DIGITAL COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1993
|
Application #:
|
07821965
|
Filing Dt:
|
01/16/1992
|
Title:
|
GROUND BOUNCING REDUCING CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1993
|
Application #:
|
07881626
|
Filing Dt:
|
05/12/1992
|
Title:
|
SUPPLY INDEPENDENT CONSTANT OUTPUT CIRCUIT HAVING FAST STABILIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1994
|
Application #:
|
07925507
|
Filing Dt:
|
08/05/1992
|
Title:
|
SELF-CONTROLLED OUTPUT STAGE WITH LOW POWER BOUNCING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1994
|
Application #:
|
08023959
|
Filing Dt:
|
02/26/1993
|
Title:
|
CACHE MEMORY SYSTEM, AND COMPARATOR AND MOS ANALOG XOR AMPLIFIER FOR USE IN THE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1994
|
Application #:
|
08023964
|
Filing Dt:
|
02/26/1993
|
Title:
|
CACHE MEMORY SYSTEM, AND COMPARATOR AND MOS ANALOG XOR AMPLIFIER FOR USE IN THE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1994
|
Application #:
|
08023965
|
Filing Dt:
|
02/26/1993
|
Title:
|
CACHE MEMORY SYSTEM, AND COMPARATOR AND MOS ANALOG XOR AMPLIFIER FOR USE IN THE SYSTEM
|
|