skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:009689/0441   Pages: 10
Recorded: 01/12/1999
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 2
1
Patent #:
Issue Dt:
07/04/1995
Application #:
08017519
Filing Dt:
02/12/1993
Title:
FAULT-TOLERANT WAFERSCALE INTEGRATED CIRCUIT DEVICE AND METHOD
2
Patent #:
Issue Dt:
02/04/1997
Application #:
08281357
Filing Dt:
07/27/1994
Title:
INTEGRATED CIRCUIT COMPUTING DEVICE COMPRISING A DYNAMICALLY CONFIGURABLE GATE ARRAY HAVING A MICROPROCESSOR AND RECONFIGURABLE INSTRUCTION EXECUTION MEANS AND METHOD THEREFOR
Assignor
1
Exec Dt:
12/07/1998
Assignee
1
THREE HARBOR DRIVE, SUITE 206
SAUSALITO, CALIFORNIA 94965
Correspondence name and address
BAKER & BOTTS, L.L.P.
ROGER FULHGUM
ONE SHELL PLAZA
910 LOUISIANA
HOUSTON, TEXAS 77002-4995

Search Results as of: 05/15/2024 10:19 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT