Total properties:
237
Page
1
of
3
Pages:
1 2 3
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08859259
|
Filing Dt:
|
05/20/1997
|
Title:
|
METHOD FOR FABRICATING FLASH MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
08868752
|
Filing Dt:
|
06/05/1997
|
Title:
|
METHOD OF FORMING FLUOROSILICATE GLASS (FSG) LAYERS WITH MOISTURE-RESISTANT CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08888714
|
Filing Dt:
|
07/07/1997
|
Title:
|
SUB-MICRON MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08924432
|
Filing Dt:
|
08/27/1997
|
Title:
|
SHALLOW TRENCH ISOLATION FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08927323
|
Filing Dt:
|
09/11/1997
|
Title:
|
METHOD OF REDUCING FRINGE CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08957811
|
Filing Dt:
|
10/27/1997
|
Title:
|
METHOD FOR MANUFACTURING ELECTROSTATIC DISCHARGE PROTECTION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08959520
|
Filing Dt:
|
10/28/1997
|
Title:
|
TEST CONNECTING DEVICE INCLUDING TESTKEY AND PROBE CARD FOR USE IN THE TESTING OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08967940
|
Filing Dt:
|
11/12/1997
|
Title:
|
FLASH MEMORY CELL STRUCTURE HAVING A HIGH GATE-COUPLING COEFFICIENT AND A SELECT GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08975487
|
Filing Dt:
|
11/21/1997
|
Title:
|
TECHNIQUES FOR REDUCED DISHING IN CHEMICAL MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08975490
|
Filing Dt:
|
11/21/1997
|
Title:
|
FLASH EEPROM DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08975496
|
Filing Dt:
|
11/21/1997
|
Title:
|
DRAM PROCESS WITH A MULTILAYER STACK STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08977539
|
Filing Dt:
|
11/25/1997
|
Title:
|
METHOD FOR MANUFACTURING A COMB-SHAPED LOWER ELECTRODE FOR A DRAM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08991187
|
Filing Dt:
|
12/16/1997
|
Title:
|
METHOD AND CONTROLLING SYSTEM FOR PREVENTING THE SCRATCHING OF WAFER BACKS BY THE FETCH ARM OF A STEPPER MACHINE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08992884
|
Filing Dt:
|
12/18/1997
|
Title:
|
METHOD FOR FORMING ETOX CELL USING SELF-ALIGNED SOURCE ETCHING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08997874
|
Filing Dt:
|
12/24/1997
|
Title:
|
METHOD OF FABRICATING ELECTROSTATIC DISCHARGE PROTECTION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08998312
|
Filing Dt:
|
12/24/1997
|
Title:
|
SPLIT-GATE FLASH MEMORY CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08998331
|
Filing Dt:
|
12/24/1997
|
Title:
|
METHOD OF MANUFACTURING A SPLIT-GATE FLASH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08998725
|
Filing Dt:
|
12/29/1997
|
Title:
|
METHOD OF MANUFACTURING A FLASH MEMORY CELL HAVING A TUNNEL OXIDE WITH A LONG NARROW TOP PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08998769
|
Filing Dt:
|
12/29/1997
|
Title:
|
IMPROVED METHOD OF ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08998772
|
Filing Dt:
|
12/29/1997
|
Title:
|
FLASH MEMORY CELL STRUCTURE HAVING ELECTRICALLY ISOLATED STACKED GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
09000962
|
Filing Dt:
|
12/30/1997
|
Title:
|
A PROCESS OF FABRICATING AN ANTIFUSE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09000966
|
Filing Dt:
|
12/30/1997
|
Title:
|
METHOD FOR IMPROVING DIFFERENTIAL ETCHING RATE OF A METALLIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09023235
|
Filing Dt:
|
02/13/1998
|
Title:
|
METHOD FOR PREVENTING THE FORMATION OF RECESSES IN BOROPHOSPHOSILICATE GLASS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09023879
|
Filing Dt:
|
02/13/1998
|
Title:
|
METHOD OF FABRICATING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09024163
|
Filing Dt:
|
02/17/1998
|
Title:
|
METHOD OF FABRICATING FLASH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09024782
|
Filing Dt:
|
02/17/1998
|
Title:
|
FLASH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09033113
|
Filing Dt:
|
03/02/1998
|
Title:
|
MANUFACTURING METHOD FOR A THIN FILM WITH AN ANTI-REFLECTION ROUGH SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09033376
|
Filing Dt:
|
03/02/1998
|
Title:
|
METHOD OF FABRICATING A SPLIT GATE FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09040912
|
Filing Dt:
|
03/18/1998
|
Title:
|
METHOD OF FABRICATING SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
09045325
|
Filing Dt:
|
03/20/1998
|
Title:
|
METHOD OF INSPECTING A DEFECT ON A TRANSLUCID FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09046059
|
Filing Dt:
|
03/23/1998
|
Title:
|
METHOD OF FORMING A SELF-ALIGNED CONTACT IN SEMICONDUCTOR FABRICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
09046061
|
Filing Dt:
|
03/23/1998
|
Title:
|
METHOD OF FABRICATING SPLIT-GATE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09048697
|
Filing Dt:
|
03/26/1998
|
Title:
|
METHOD OF NITRIDE-SEALED OXIDE-BUFFERED LOCAL OXIDATION OF SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09048924
|
Filing Dt:
|
03/26/1998
|
Title:
|
METHOD TO GROW SELF-ALIGNED SILICON ON A POLY-GATE, SOURCE AND DRAIN REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09054836
|
Filing Dt:
|
04/03/1998
|
Title:
|
METHOD FOR MANUFACTURING DRAM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09054837
|
Filing Dt:
|
04/03/1998
|
Title:
|
METHOD OF FABRICATING STORAGE CAPACITOR FOR DYNAMIC RANDOM-ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
09054838
|
Filing Dt:
|
04/03/1998
|
Title:
|
PROCESS FOR FABRICATING BOTTOM ELECTRODE OF CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09058579
|
Filing Dt:
|
04/10/1998
|
Title:
|
METHOD FOR MANUFACTURING DRAM CAPACITOR INCORPORATING LIQUID PHASE DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09059686
|
Filing Dt:
|
04/14/1998
|
Title:
|
METHOD OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09061658
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD FOR MANUFACTURING CAPACITOR'S LOWER ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09062116
|
Filing Dt:
|
04/17/1998
|
Title:
|
ETCHING MACHINE HAVING LOWER ELECTRODE BIAS VOLTAGE SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09063672
|
Filing Dt:
|
04/21/1998
|
Title:
|
METHOD FOR FORMING METALLIC LAYER USING INSPECTED MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09066196
|
Filing Dt:
|
04/24/1998
|
Title:
|
METHOD OF FABRICATING DUAL CYLINDRICAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09067548
|
Filing Dt:
|
04/27/1998
|
Title:
|
METHOD OF PLANARIZING DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09070374
|
Filing Dt:
|
04/30/1998
|
Title:
|
METHOD OF FABRICATING STACK CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09075420
|
Filing Dt:
|
05/08/1998
|
Title:
|
METHOD OF MANUFACTURING SELF-ALIGNED SILICIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09076672
|
Filing Dt:
|
05/12/1998
|
Title:
|
METHOD OF FABRICATING SPLIT-GATE SOURCE SIDE INJECTION FLASH MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09076676
|
Filing Dt:
|
05/12/1998
|
Title:
|
FABRICATING METHOD OF NON-VOLATILE FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09082660
|
Filing Dt:
|
05/21/1998
|
Title:
|
METHOD OF FABRICATING BIT LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
09084766
|
Filing Dt:
|
05/26/1998
|
Title:
|
METHOD OF FABRICATING A STATIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09089245
|
Filing Dt:
|
06/02/1998
|
Title:
|
METHOD OF FABRICATING A CAPACITOR OVER A BIT LINE OF A DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09103957
|
Filing Dt:
|
06/24/1998
|
Title:
|
METHOD FOR FABRICATING A CAPACITOR IN A DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09106745
|
Filing Dt:
|
06/30/1998
|
Title:
|
METHOD FOR MEASURING THE KINK EFFECT OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09106752
|
Filing Dt:
|
06/30/1998
|
Title:
|
METHOD FOR MEASURING CURRENT DENSITY IN A SEMICONDUCTOR DEVICE WITH KINK EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09107164
|
Filing Dt:
|
06/09/1998
|
Title:
|
TOOL FOR INSPECTING BROKEN WAFER EDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09113471
|
Filing Dt:
|
07/10/1998
|
Title:
|
METHOD OF FORMING A VIA WITH PLASMA TREATMENT OF SOG
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09113844
|
Filing Dt:
|
07/10/1998
|
Title:
|
STRUCTURE OF BURIED BIT LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
09114005
|
Filing Dt:
|
07/10/1998
|
Title:
|
METHOD OF FABRICATING A BURIED BIT LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09132384
|
Filing Dt:
|
08/11/1998
|
Title:
|
METHOD FOR FABRICATING A VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09133148
|
Filing Dt:
|
08/12/1998
|
Title:
|
METHOD AND MAGNETORHEOLOGICAL FLUID FORMULATIONS FOR INCREASING THE OUTPUT OF A MAGNETORHEOLOGICAL FLUID
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
09138757
|
Filing Dt:
|
08/24/1998
|
Title:
|
METHOD OF FABRICATING FLASH ELECTRICALLY-ERASABLE AND PROGRAMMABLE READ-ONLY MEMORY (EEPROM) DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09140114
|
Filing Dt:
|
08/25/1998
|
Title:
|
METHOD OF FABRICATING SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09149587
|
Filing Dt:
|
09/08/1998
|
Title:
|
METHOD OF FABRICATING AN ELECTRICALLY ERASABLE AND PROGRAMMABLE READ-ONLY MEMORY (EEPROM) WITH IMPROVED QUALITY FOR THE TUNNELING OXIDE LAYER THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09149929
|
Filing Dt:
|
09/09/1998
|
Title:
|
ARCHITECTURE OF POLY FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09152360
|
Filing Dt:
|
09/14/1998
|
Title:
|
METHOD FOR FABRICATING A SHALLOW TRENCH ISOLATION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09152450
|
Filing Dt:
|
09/14/1998
|
Title:
|
METHOD FOR FABRICATING A SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09164288
|
Filing Dt:
|
10/01/1998
|
Title:
|
METHOD FOR FABRICATING A SHALLOW TRENCH ISOLATION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09183061
|
Filing Dt:
|
10/30/1998
|
Title:
|
METHOD OF COATING AMORPHOUS SILICON FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09183062
|
Filing Dt:
|
10/30/1998
|
Title:
|
METHOD OF FABRICATING HIGH VOLTAGE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09186743
|
Filing Dt:
|
11/05/1998
|
Title:
|
METHOD OF FABRICATING A FLASH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09186744
|
Filing Dt:
|
11/05/1998
|
Title:
|
METHOD OF MENDING EROSION OF BONDING PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09186748
|
Filing Dt:
|
11/05/1998
|
Title:
|
FLASH MEMORY STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09186999
|
Filing Dt:
|
11/06/1998
|
Title:
|
ANTI-LEAKAGE APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09191326
|
Filing Dt:
|
11/13/1998
|
Title:
|
STRUCTURE OF A FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09191327
|
Filing Dt:
|
11/13/1998
|
Title:
|
METHOD OF FORMING HEMISPHERICAL GRAIN POLYSILICON OVER LOWER ELECTRODE CAPACITOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09200330
|
Filing Dt:
|
11/25/1998
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
METHOD FOR ANALYZING A FABRICATION MACHINE USING BOOLEAN SEARCH STRATEGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
09206065
|
Filing Dt:
|
12/04/1998
|
Title:
|
METHOD FOR FABRICATING A DYNAMIC RANDOM ACCESS MEMORY WITH A VERTICAL PASS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09206109
|
Filing Dt:
|
12/04/1998
|
Title:
|
METHOD OF FABRICATING A DRAM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09206111
|
Filing Dt:
|
12/04/1998
|
Title:
|
METHOD FOR FABRICATING A TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09206112
|
Filing Dt:
|
12/04/1998
|
Title:
|
METHOD OF FABRICATING BIT LINES BY DAMASCENE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09213345
|
Filing Dt:
|
12/17/1998
|
Title:
|
METHOD OF MANUFACTURING A FLASH MEMORY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09213599
|
Filing Dt:
|
12/17/1998
|
Title:
|
METHOD OF FABRICATING METAL OXIDE SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09213600
|
Filing Dt:
|
12/17/1998
|
Title:
|
METHOD OF FABRICATING A FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09213783
|
Filing Dt:
|
12/17/1998
|
Title:
|
METHOD OF FABRICATING A DYNAMIC RANDOM ACCESS MEMORY CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09213934
|
Filing Dt:
|
12/17/1998
|
Title:
|
METHOD FOR BOTTOM ELECTRODE OF CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09215599
|
Filing Dt:
|
12/17/1998
|
Title:
|
METHOD OF FABRICATING AN ISOLATION STRUCTURE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09223200
|
Filing Dt:
|
12/30/1998
|
Title:
|
METHOD FOR MANUFACTURING SHALLOW TRENCH ISOLATION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09223330
|
Filing Dt:
|
12/30/1998
|
Title:
|
METHOD FOR FORMING VIA HOLE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09223337
|
Filing Dt:
|
12/30/1998
|
Title:
|
METHOD OF FABRICATINGFLASH ERASABLE PROGRAMMABLE READ ONLY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09223398
|
Filing Dt:
|
12/30/1998
|
Title:
|
PLANARIATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09223613
|
Filing Dt:
|
12/30/1998
|
Title:
|
METHOD FOR FORMING FLASH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09227680
|
Filing Dt:
|
01/08/1999
|
Title:
|
METHOD FOR FABRICATING A FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09227974
|
Filing Dt:
|
01/08/1999
|
Title:
|
METHOD FOR FABRICATING A FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09227975
|
Filing Dt:
|
01/08/1999
|
Title:
|
METHOD FOR FORMING A VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09235261
|
Filing Dt:
|
01/22/1999
|
Title:
|
FLASH MEMORY STRUCTRE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09236932
|
Filing Dt:
|
01/25/1999
|
Title:
|
METHOD OF COMPLEMENTARY METAL-OXIDE SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09236951
|
Filing Dt:
|
01/25/1999
|
Title:
|
METHOD OF FORMING A SHALLOW TRENCH ISOLATION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
09236955
|
Filing Dt:
|
01/25/1999
|
Title:
|
METHOD OF MANUFACTURING SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09241522
|
Filing Dt:
|
02/01/1999
|
Title:
|
METHOD FOR MANUFACTURING A CYLINDRICAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09241524
|
Filing Dt:
|
02/01/1999
|
Title:
|
TRIPLE WELL STRUCTURE
|
|