Total properties:
13
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08873326
|
Filing Dt:
|
06/12/1997
|
Title:
|
HIGH-SPEED ASYNCHRONOUS MEMORY WITH CURRENT-SENSING SENSE AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08873445
|
Filing Dt:
|
06/12/1997
|
Title:
|
VOLTAGE SOURCE AND MEMORY-VOLTAGE SWITCH IN A MEMORY CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08886616
|
Filing Dt:
|
07/01/1997
|
Title:
|
ROM BIT SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08886620
|
Filing Dt:
|
07/01/1997
|
Title:
|
DIGITAL CIRCUIT FOR CONSERVING STATIC CURRENT IN AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08918353
|
Filing Dt:
|
08/26/1997
|
Title:
|
CIRCUIT AND METHOD FOR PREVENTING LATCH-UP IN A CMOS SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
08920682
|
Filing Dt:
|
08/29/1997
|
Title:
|
LOW VOLTAGE AND LOW POWER STATIC RANDOM ACCESS MEMORY (SRAM)
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08965386
|
Filing Dt:
|
11/06/1997
|
Title:
|
ROM/RAM OVERLAP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09010805
|
Filing Dt:
|
01/22/1998
|
Title:
|
FREQUENCY DOUBLER WITH ADJUSTABLE DUTY CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
09012042
|
Filing Dt:
|
01/22/1998
|
Title:
|
ADDRESS TRANSITION CIRCUIT FOR A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09061937
|
Filing Dt:
|
04/17/1998
|
Title:
|
SYSTEM AND METHOD FOR ADAPTIVE EQUALIZATION OF A WAVEFORM INDEPENDENT OF ABSOLUTE WAVEFORM PEAK VALUE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09062342
|
Filing Dt:
|
04/17/1998
|
Title:
|
SYSTEM AND METHOD FOR COMPENSATING FOR BASELINE WANDER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
09063818
|
Filing Dt:
|
04/21/1998
|
Title:
|
ROW FUSE DETECT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09063819
|
Filing Dt:
|
04/21/1998
|
Title:
|
SIGNAL DETECTION CIRCUIT FOR A MEMORY TEST MODE
|
|