Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 016630/0850 | |
| Pages: | 17 |
| | Recorded: | 10/13/2005 | | |
| Attorney Dkt #: | 153325.00012 |
| Conveyance: | SECURITY AGREEMENT |
|
|
Total properties:
10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
08954426
|
Filing Dt:
|
10/20/1997
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
CHIP SCALE PACKAGE USING LARGE DUCTILE SOLDER BALLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09114204
|
Filing Dt:
|
07/13/1998
|
|
Title:
|
METHOD FOR FORMING CHIP SCALE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
09575298
|
Filing Dt:
|
05/19/2000
|
|
Title:
|
SOLDER BAR FOR HIGH POWER FLIP CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09668450
|
Filing Dt:
|
09/22/2000
|
|
Title:
|
POLYMER COLLAR FOR SOLDER BUMPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09766798
|
Filing Dt:
|
01/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
ELECTROLESS NI/PD/AU METALLIZATION STRUCTURE FOR COPPER INTERCONNECT SUBSTRATE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09885846
|
Filing Dt:
|
06/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
|
Title:
|
METHOD FOR FORMING CHIP SCALE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10672165
|
Filing Dt:
|
09/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
|
Title:
|
WAFER-LEVEL MOAT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10672201
|
Filing Dt:
|
09/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
|
Title:
|
FORMING PARTIAL-DEPTH FEATURES IN POLYMER FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10704131
|
Filing Dt:
|
11/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
|
Title:
|
BUILD-UP STRUCTURES WITH MULTI-ANGLE VIAS FOR CHIP TO CHIP INTERCONNECTS AND OPTICAL BUSSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
11145948
|
Filing Dt:
|
06/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
|
Title:
|
BUILD-UP STRUCTURES WITH MULTI-ANGLE VIAS FOR CHIP TO CHIP INTERCONNECTS AND OPTICAL BUSSING
|
|
|
Assignee
|
|
|
|
|
| 100 WASHINGTON STREET, 15TH FLOOR |
| WELLS FARGO PLAZA, MACS S4101-158 |
| PHOENIX, ARIZONA 85003 |
|
|
Correspondence name and address
|
| |
SEAN D. JOHNSON, ESQ.
|
| |
TWO NORTH CENTRAL AVENUE
|
| |
ONE RENAISSANCE SQUARE
|
| |
PHOENIX, AZ 85004
|
Search Results as of:
05/17/2024 08:59 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
