Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 017196/0420 | |
| Pages: | 4 |
| | Recorded: | 02/20/2006 | | |
| Attorney Dkt #: | BUR920050233US1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11276236
|
Filing Dt:
|
02/20/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
|
Title:
|
PROCESSOR PIPELINE ARCHITECTURE LOGIC STATE RETENTION SYSTEMS AND METHODS
|
|
|
Assignee
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
Correspondence name and address
|
| |
HOFFMAN, WARNICK & D'ALESSANDRO LLC
|
| |
75 STATE STREET, 14TH FLOOR
|
| |
ALBANY, NY 12207
|
Search Results as of:
05/16/2024 01:34 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
