Total properties:
232
Page
1
of
3
Pages:
1 2 3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1992
|
Application #:
|
07386753
|
Filing Dt:
|
07/31/1989
|
|
Title:
|
OVERLAPPING LOOK-UP-AND-ADD ECHO CANCELLER REQUIRING A SMALLER MEMORY SIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1992
|
Application #:
|
07439134
|
Filing Dt:
|
11/20/1989
|
|
Title:
|
TECHNIQUE FOR ACHIEVING THE FULL CODING GAIN OF ENCODED DIGITAL SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1992
|
Application #:
|
07504812
|
Filing Dt:
|
04/05/1990
|
|
Title:
|
RATIONAL RATE FREQUENCY GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1992
|
Application #:
|
07562050
|
Filing Dt:
|
08/02/1990
|
|
Title:
|
PHASE JITTER CORRECTION ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1992
|
Application #:
|
07576881
|
Filing Dt:
|
09/04/1990
|
|
Title:
|
USE OF CYCLOSTATIONARY SIGNAL TO CONSTRAIN THE FREQUENCY RESPONSE OF A FRACTIONALLY SPACED EQUALIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1992
|
Application #:
|
07620868
|
Filing Dt:
|
11/30/1990
|
|
Title:
|
DIGITAL COMMUNICATIONS SYNCHRONIZATION SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1992
|
Application #:
|
07636821
|
Filing Dt:
|
01/02/1991
|
|
Title:
|
USE OF A FRACTIONALLY SPACED EQUALIZER TO PERFORM ECHO CANCELLATION IN A FULL-DUPLEX MODEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1992
|
Application #:
|
07673992
|
Filing Dt:
|
03/25/1991
|
|
Title:
|
PHASE-LOCK LOOP WITH ADAPTIVE SCALING ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1992
|
Application #:
|
07705246
|
Filing Dt:
|
05/24/1991
|
|
Title:
|
SYNCHRONIZING THE OPERATION OF MULTIPLE EQUILIZERS IN A DIGITAL COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1993
|
Application #:
|
07728824
|
Filing Dt:
|
07/09/1991
|
|
Title:
|
TECHNIQUE FOR DETERMINING SIGNAL DISPERSION CHARACTERISTICS IN COMMUNICATIONS SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1992
|
Application #:
|
07776525
|
Filing Dt:
|
10/11/1991
|
|
Title:
|
TECHNIQUE FOR ACHIEVING THE FULL CODING GAIN OF ENCODED DIGITAL SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1994
|
Application #:
|
07815010
|
Filing Dt:
|
12/27/1991
|
|
Title:
|
EQUALIZER-BASED TIMING RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/1994
|
Application #:
|
07830036
|
Filing Dt:
|
01/31/1992
|
|
Title:
|
SYNCHRONIZATION SCHEME FOR A DIGITAL COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/1995
|
Application #:
|
07831715
|
Filing Dt:
|
02/05/1992
|
|
Title:
|
MODULO DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1994
|
Application #:
|
07876985
|
Filing Dt:
|
05/01/1992
|
|
Title:
|
EXTENDED BANDWIDTH TRANSMITTER FOR CROSSTALK CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1994
|
Application #:
|
08054370
|
Filing Dt:
|
04/28/1993
|
|
Title:
|
HIGH RESOLUTION FILTERING USING LOW RESOLUTION PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1995
|
Application #:
|
08113113
|
Filing Dt:
|
08/30/1993
|
|
Title:
|
COMMUNICATION MODE IDENTIFICATION TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08245755
|
Filing Dt:
|
05/18/1994
|
|
Title:
|
SELF-SYNCHRONIZING SCRAMBLER/DESCRAMBLER WITHOUT ERROR MULTIPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08290253
|
Filing Dt:
|
08/15/1994
|
|
Title:
|
DIGITALLY CONTROLLED HIGH RESOLUTION HYBRID PHASE SYNTHESIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/1996
|
Application #:
|
08322877
|
Filing Dt:
|
10/13/1994
|
|
Title:
|
HYBRID EQUALIZER ARRANGEMENT FOR USE IN DATA COMMUNICATIONS EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08469558
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
IMPLIED INTERLEAVING, A FAMILY OF SYSTEMATIC INTERLEAVERS AND DEINTERLEAVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08579713
|
Filing Dt:
|
12/28/1995
|
|
Title:
|
CHANNEL TRAINING OF MULTI-CHANNEL RECEIVER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08586008
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
IMPULSE NOISE EFFECT REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08602944
|
Filing Dt:
|
02/16/1996
|
|
Title:
|
MULTI-CHANNEL TIMING RECOVERY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08605404
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
AN ADAPTIVE PRE-EQUALIZER FOR USE IN DATA COMMUNICATIONS EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08628220
|
Filing Dt:
|
04/04/1996
|
|
Title:
|
A SYSTEM AND METHOD PROVIDING IMPROVED FRAME SYNCHRONIZATION IN A DIGITAL COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08690243
|
Filing Dt:
|
07/19/1996
|
|
Title:
|
RATE ADAPTIVE DIGITAL SUBSCRIBER LINE ("RADSL") MODEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08692252
|
Filing Dt:
|
08/05/1996
|
|
Title:
|
METHOD AND APPARATUS FOR SOURCE RATE PACING IN AN ATM NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08747117
|
Filing Dt:
|
11/08/1996
|
|
Title:
|
METHOD FOR DETERMINING THE TOPOLOGY OF AN ATM NETWORK HAVING DECREASED LOOPING OF TOPOLOGY INFORMATION CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08874863
|
Filing Dt:
|
06/13/1997
|
|
Title:
|
CASCADED HIGHER ORDER FILTER WITH LOW SENSITIVITY TO COMPONENT VALUES AND A METHOD FOR DESIGING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08874977
|
Filing Dt:
|
06/13/1997
|
|
Title:
|
SECOND ORDER FILTER WITH LOW SENSITIVITY TO COMPONENT VALUES AND A METHOD FOR DESIGNING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08924146
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
SYSTEM FOR CODING SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
08932899
|
Filing Dt:
|
09/18/1997
|
|
Title:
|
COMBINED HANDSET AND POTS FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08944941
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
AN IMPROVED MULTILEVEL ENCODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08944942
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
SYSTEM AND METHOD FOR CONCATENATING REED-SOLOMON AND TRELLIS CODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08953082
|
Filing Dt:
|
10/17/1997
|
|
Title:
|
SYSTEM AND METHOD FOR OPTIMIZING HIGH SPEED DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
08964573
|
Filing Dt:
|
11/05/1997
|
|
Title:
|
CPE ALERT SIGNAL TONE DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08974395
|
Filing Dt:
|
11/19/1997
|
|
Title:
|
CIRCUIT FOR COMBINED XDSL AND OTHER SERVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09005645
|
Filing Dt:
|
01/12/1998
|
|
Title:
|
ADAPTIVE PRECODING SYSTEM AND METHOD FOR EQUALIZING COMMUNICATION SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09014155
|
Filing Dt:
|
01/27/1998
|
|
Title:
|
SYSTEM AND METHOD FOR EXTERNAL TIMING USING A COMPLEX ROTATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09014813
|
Filing Dt:
|
01/28/1998
|
|
Title:
|
RING FILTER FOR POTS COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09016994
|
Filing Dt:
|
02/02/1998
|
|
Title:
|
RATE ADAPTIVE DIGITAL SUBSCRIBER LINE (RADSL) MODEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09022564
|
Filing Dt:
|
02/12/1998
|
|
Title:
|
SWITCHED HYBRID CIRCUIT FOR USE WITH DIGITAL SUBSCRIBER LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09045434
|
Filing Dt:
|
03/20/1998
|
|
Title:
|
SYSTEM AND METHOD FOR OBTAINING CLOCK RECOVERY FROM A RECEIVED DATA SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
09050474
|
Filing Dt:
|
03/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR A RADSL TRANSCEIVER WARM START ACTIVATION PROCEDURE WITH PRECODING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09075722
|
Filing Dt:
|
05/11/1998
|
|
Title:
|
SYSTEM AND METHOD FOR DEMODULATING DIGITAL INFORMATION FROM AN ODD CONSTELLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09079965
|
Filing Dt:
|
05/15/1998
|
|
Title:
|
RECURSIVE MULTI-BIT ADC WITH PREDICTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09113468
|
Filing Dt:
|
07/10/1998
|
|
Title:
|
FRAMELESS REED-SOLOMON CODING SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09127414
|
Filing Dt:
|
07/31/1998
|
|
Title:
|
TRANSCEIVER CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09152441
|
Filing Dt:
|
09/14/1998
|
|
Title:
|
MULTI-MODE BUFFER FOR DIGITAL SIGNAL PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09156158
|
Filing Dt:
|
09/17/1998
|
|
Title:
|
APPARATUS FOR FACILITATING COMBINED POTS AND XDSL SERVICES AT A CUSTOMER PREMISES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09164329
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
SYSTEM AND METHOD FOR DATA ALIGNMENT IN A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09164552
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
SYSTEM AND METHOD FOR ECHO CANCELLATION OVER ASYMMERTIC SPECTRA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09164850
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
CIRCUIT AND METHOD FOR PERFORMING PARTIAL PARALLEL DATA TRANSFER IN A COMMUNICAITIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09164886
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
MULTIPLE PROTOCOL INTERFACE AND METHOD FOR USE IN A COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09164921
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
SYSTEM AND METHOD FOR GENERATING ERROR CHECKING DATA IN A COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09164969
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
SYSTEM AND METHOD FOR PROTOCOL CONVERSION IN A COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09167093
|
Filing Dt:
|
10/05/1998
|
|
Title:
|
CURRENT MIRROR UTILIZING AMPLIFIER TO MATCH OPERATING VOLTAGES OF INPUT AND OUTPUT TRANSCONDUCTANCE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09170749
|
Filing Dt:
|
10/13/1998
|
|
Title:
|
SYSTEM AND METHOD FOR BIT LOADING WITH OPTIMAL MARGIN ASSIGNMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09170753
|
Filing Dt:
|
10/13/1998
|
|
Title:
|
SYSTEM AND METHOD FOR TESTING DISTORTION IN TRANSFORMERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09174026
|
Filing Dt:
|
10/16/1998
|
|
Title:
|
SYSTEM AND METHOD FOR DATA SEQUENCE CORRELATION IN THE TIME DOMAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09175886
|
Filing Dt:
|
10/20/1998
|
|
Title:
|
DECIMATION FILTER FOR OVERSAMPLING ANALOG-TO DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09203029
|
Filing Dt:
|
12/01/1998
|
|
Title:
|
SYSTEM AND METHOD FOR PROVIDING NEAR OPTIMAL BIT LOADING IN A DISCRETE MULTI-TONE MODULATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09219914
|
Filing Dt:
|
12/23/1998
|
|
Title:
|
APPARATUS AND METHOD FOR IMPROVED DSL COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09243024
|
Filing Dt:
|
02/03/1999
|
|
Title:
|
DIRECT MEMORY ACCESS CONTROLLER HAVING ON-BOARD ARBITRATION CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09247366
|
Filing Dt:
|
02/10/1999
|
|
Title:
|
SYSTEM FOR WRITING A DATA VALUE AT A STARTING ADDRESS TO A NUMBER OF CONSECUTIVE LOCATIONS EQUAL TO A SEGMENT LENGTH IDENTIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09247407
|
Filing Dt:
|
02/10/1999
|
|
Title:
|
DIRECT MEMORY ACCESS CONTROLLER HAVING DECODE CIRCUIT FOR COMPACT INSTRUCTION FORMAT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09248440
|
Filing Dt:
|
02/11/1999
|
|
Title:
|
COMBINED CABLE/DSL MODEM AND METHOD FOR HIGH SPEED DATA COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09281903
|
Filing Dt:
|
03/31/1999
|
|
Title:
|
DIGITALLY-TUNABLE ECHO-CANCELLING ANALOG FRONT END FOR WIRELINE COMMUNICATIONS DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09294131
|
Filing Dt:
|
04/19/1999
|
|
Title:
|
POWER CONTROL CIRCUIT FOR A DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09303730
|
Filing Dt:
|
05/03/1999
|
|
Title:
|
SYSTEM AND METHOD FOR PERFORMING TIME DOMIAN EQUALIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09309462
|
Filing Dt:
|
05/11/1999
|
|
Title:
|
CONFIGURABLE ENCODER AND METHOD FOR GENERATING A REED-SOLOMON CODEWORD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09311964
|
Filing Dt:
|
05/14/1999
|
|
Title:
|
METHOD FOR COMPUTING A FAST FOURIER TRANSFORM AND ASSOCIATED CIRCUIT FOR ADDRESSING A DATA MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09311969
|
Filing Dt:
|
05/14/1999
|
|
Title:
|
CIRCUIT FOR COMPUTING A FAST FOURIER TRANSFORM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09317277
|
Filing Dt:
|
05/24/1999
|
|
Title:
|
STABLE VOLTAGE REFERENCE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09335975
|
Filing Dt:
|
06/18/1999
|
|
Title:
|
CONFIGURABLE DECODER AND METHOD FOR DECODING A REED-SOLOMON CODEWORD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09336626
|
Filing Dt:
|
06/18/1999
|
|
Title:
|
GALOIS FIELD COMPUTATION SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09336630
|
Filing Dt:
|
06/18/1999
|
|
Title:
|
CONFIGURABLE REED-SOLOMON CONTROLLER AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09357706
|
Filing Dt:
|
07/20/1999
|
|
Title:
|
SYSTEM AND METHOD FOR IMPROVING COMMUNICATIONS BETWEEN A DIGITAL LOOP CARRIER AND A CENTRAL OFFICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
09357720
|
Filing Dt:
|
07/21/1999
|
|
Title:
|
SYSTEM AND METHOD FOR COMMUNICATING IN A POINT-TO-MULTIPOINT DSL NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09358192
|
Filing Dt:
|
07/21/1999
|
|
Title:
|
SYSTEM AND METHOD FOR ESTABLISHING A POINT-TO-MULTIPOINT DSL NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09361713
|
Filing Dt:
|
07/27/1999
|
|
Title:
|
SYSTEM AND METHOD FOR STARTING VOLTAGE AND CURRENT CONTROLLED ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09361801
|
Filing Dt:
|
07/27/1999
|
|
Title:
|
REFERENCE VOLTAGE STABILIZATION SYSTEM AND METHOD FOR FIXING REFERENCE VOLTAGES, INDEPENDENT OF SAMPLING RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
09373841
|
Filing Dt:
|
08/13/1999
|
|
Title:
|
SYSTEM AND METHOD FOR REDUCING THE EFFECTS OF CLIPPING IN A DMT TRANSCEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09382298
|
Filing Dt:
|
08/24/1999
|
|
Title:
|
SYSTEM AND METHOD FOR PROVIDING AUTOMATIC COMPENSATION OF IC DESIGN PARAMETERS THAT VARY AS A RESULT OF NATURAL PROCESS VARIATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09384671
|
Filing Dt:
|
08/27/1999
|
|
Title:
|
LINE DRIVE ARCHITECTURE WITH PROGRAMMABLE GAIN AND DRIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09384672
|
Filing Dt:
|
08/27/1999
|
|
Title:
|
MULTI-MODE ANALOG FRONT-END
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09394091
|
Filing Dt:
|
09/13/1999
|
|
Title:
|
XDSL MODEM HAVING TIME DOMAIN FILTER FOR ISI MITIGATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09394619
|
Filing Dt:
|
09/13/1999
|
|
Title:
|
XDSL MODEM HAVING DMT SYMBOL BOUNDARY DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09398636
|
Filing Dt:
|
09/17/1999
|
|
Title:
|
CIRCUIT AND METHOD FOR COMPUTING A FAST FOURIER TRANSFORM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09415396
|
Filing Dt:
|
10/08/1999
|
|
Title:
|
OPTIMIZATION OF MEMORY REQUIREMENTS FOR MULTI-THREADED OPERATING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09425396
|
Filing Dt:
|
10/22/1999
|
|
Title:
|
PERIPHERAL COMPONENT INTERCONNECT (PCI) SINGLE CHANNEL MASTER DIRECT MEMORY ACCESS (DMA) SERVING TWO SEPARATE CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09431688
|
Filing Dt:
|
11/01/1999
|
|
Title:
|
SYSTEM AND METHOD TO SET PME_STATUS BIT AND WAKE UP THE SYSTEM, AND SELECTIVELY LOAD DEVICE DRIVER BY SERCHING WHO SET THE BIT WITHOUT REQUIRING CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09442583
|
Filing Dt:
|
11/18/1999
|
|
Title:
|
HIGH EFFICIENCY POWER AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09456451
|
Filing Dt:
|
12/08/1999
|
|
Title:
|
SYSTEM AND METHOD FOR MODIFYING SYMBOL DURATION FOR THE EFFICIENT TRANSMISSION OF INFORMATION IN A TIME DUPLEX NOISE ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09457017
|
Filing Dt:
|
12/08/1999
|
|
Title:
|
ALTERNATIVE CONFIGURATIONS FOR AN ADSL SYSTEM OPERATING IN A TIME DUPLEX NOISE ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09470798
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
SYSTEM AND METHOD FOR PROFILE SELECTION DURING FAST RETRAIN OF A ANWIDEBD MODEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09471310
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
SYSTEM AND METHOD FOR TONE DETECTION IN A DISCRETE MULTI-TONE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09471685
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING DISTORTION IN THE POTS BAND IN A DUAL POTS AND DISCRETE MULTI-TONE COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09505528
|
Filing Dt:
|
02/17/2000
|
|
Title:
|
SYSTEM AND METHOD FOR PEAK TO AVERAGE POWER RATIO REDUCTION
|
|
