Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 019519/0539 | |
| Pages: | 5 |
| | Recorded: | 07/05/2007 | | |
| Attorney Dkt #: | BUR920050260US1 |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE ATTORNEY DOCKET NUMBER APPEARING ON ASSIGNMENT DOCUMENT AS FILED, AND INVENTOR NAMES LISTED ON ORIGINAL COVER SHEET PREVIOUSLY RECORDED ON REEL 018756 FRAME 0764. ASSIGNOR(S) HEREBY CONFIRMS THE ATTORNEY DOCKET NUMBER SHOULD BE BUR920050260US1 IN THE ASSIGNMENT; INVENTOR NAMES LISTED ON THIS COVERSHEET ARE CORRECT. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11623122
|
Filing Dt:
|
01/15/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
|
Title:
|
METHOD OF OPTIMIZING HIERARCHICAL VERY LARGE SCALE INTEGRATION (VLSI) DESIGN BY USE OF CLUSTER-BASED LOGIC CELL CLONING
|
|
|
Assignee
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
Correspondence name and address
|
| |
LAWRENCE H. MEIER
|
| |
199 MAIN STREET
|
| |
BURLINGTON, VT 05401
|
Search Results as of:
05/17/2024 12:16 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
