Total properties:
196
Page
1
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
09712749
|
Filing Dt:
|
11/14/2000
|
Title:
|
LOW PROFILE INTEGRATED MODULE INTERCONNECTS AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
10105650
|
Filing Dt:
|
03/25/2002
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
Title:
|
DIGITAL AUDIO SYSTEM AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
10302130
|
Filing Dt:
|
11/22/2002
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
DIGITAL AND RF SYSTEM AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
10546218
|
Filing Dt:
|
08/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR DYNAMIC AGGREGATION IN A WIRELESS NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
10595228
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
CONTROLLING POWER SUPPLY BETWEEN A VOLTAGE GENERATOR, A LOAD AND A RECHARGEABLE BATTERY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10598352
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
UNIVERSAL SERIAL BUS TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10728398
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
APPARATUS AND METHOD FOR TIME ORDERING EVENTS IN A SYSTEM HAVING MULTIPLE TIME DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
10881144
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
ULTRA-THIN DIE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
10886340
|
Filing Dt:
|
07/07/2004
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
MEMORY HAVING VARIABLE REFRESH CONTROL AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10998572
|
Filing Dt:
|
11/30/2004
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
METHOD FOR SHARING BANDWIDTH USING REDUCED DUTY CYCLE SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11015538
|
Filing Dt:
|
12/17/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
SYSTEM, METHOD AND SEMICONDUCTOR DEVICE FOR CHARGING A SECONDARY BATTERY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11045373
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
ULTRA WIDEBAND COMMUNICATION SYSTEM, METHOD AND DEVICE WITH LOW NOISE RECEPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11083878
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
PROCESS OF FORMING A NON-VOLATILE MEMORY CELL INCLUDING A CAPACITOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11092264
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
MULTI-GATE ENHANCEMENT MODE RF SWITCH AND BIAS ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11099278
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR DYNAMIC GAIN AND PHASE COMPENSATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11118150
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR ACCESSING UNIVERSAL SERIAL BUS NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11120288
|
Filing Dt:
|
05/02/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
PREFETCHING USING HASHED PROGRAM COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11142639
|
Filing Dt:
|
06/01/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
METHOD OF MONITORING TIMEOUT CONDITIONS AND DEVICE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11170485
|
Filing Dt:
|
06/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONFIGURING DIRECT CURRENT CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11194755
|
Filing Dt:
|
08/02/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR ADJUSTING ACQUISITION PHASE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11238657
|
Filing Dt:
|
09/28/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
LINEAR VOLTAGE CONTROLLED VARIABLE ATTENUATOR WITH LINEAR DB/V GAIN SLOPE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11239133
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR CONTROLLING A NOTCHING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11242425
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
SYSTEM AND METHOD OF ACCESSING NON-VOLATILE COMPUTER MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11258781
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
PROCESS FOR FORMING AN ELECTRONIC DEVICE INCLUDING TRANSISTOR STRUCTURES WITH SIDEWALL SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11258987
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHODS OF GENERATING PLANAR DOUBLE GATE TRANSISTOR SHAPES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11260849
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE WITH REDUCED GATE DOPING AND METHODS FOR FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11265869
|
Filing Dt:
|
11/03/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
MEDIA-INDEPENDENT HANDOVER (MIH) METHOD FEATURING A SIMPLIFIED BEACON
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11267442
|
Filing Dt:
|
11/04/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
NANOCRYSTAL BITCELL PROCESS INTEGRATION FOR HIGH DENSITY APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11300091
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING STRESSORS AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11328978
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
REMOTE-DIRECTED MANAGEMENT OF MEDIA CONTENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11339953
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
SPACER T-GATE STRUCTURE FOR COSI2 EXTENDIBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11352695
|
Filing Dt:
|
02/13/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT AND PROCESSING SYSTEM WITH IMPROVED POWER SOURCE MONITORING AND METHODS FOR USE THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11366286
|
Filing Dt:
|
03/02/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR ADJUSTING AN OPERATING PARAMETER OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11370387
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHOD FOR FORMING REINFORCED INTERCONNECTS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11373536
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH STRESSORS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11375768
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
UNDOPED GATE POLY INTEGRATION FOR IMPROVED GATE PATTERNING AND COBALT SILICIDE EXTENDIBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11390176
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
POLISHING PAD, A POLISHING APPARATUS, AND A PROCESS FOR USING THE POLISHING PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11393340
|
Filing Dt:
|
03/30/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
SEMICONDUCTOR FABRICATION PROCESS USING ETCH STOP LAYER TO OPTIMIZE FORMATION OF SOURCE/DRAIN STRESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11397747
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
ELECTRONIC FUSE FOR OVERCURRENT PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11409790
|
Filing Dt:
|
04/24/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A LAYER FORMED USING AN INDUCTIVELY COUPLED PLASMA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11424132
|
Filing Dt:
|
06/14/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
LOW VOLTAGE CIRCUIT WITH VARIABLE SUBSTRATE BIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11426815
|
Filing Dt:
|
06/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11457312
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
A DUAL MODE VOLTAGE SUPPLY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11460748
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
TRANSFER OF STRESS TO A LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11465311
|
Filing Dt:
|
08/17/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
CONTROL AND TESTING OF A MICRO ELECTROMECHANICAL SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11465402
|
Filing Dt:
|
08/17/2006
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
SEMICONDUCTOR OPTICAL DEVICES AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11468521
|
Filing Dt:
|
08/30/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
CIRCUITRY FOR LATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11490441
|
Filing Dt:
|
07/20/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
PVT VARIATION DETECTION AND COMPENSATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11503649
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11532295
|
Filing Dt:
|
09/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
PERFORMANCE VARIATION COMPENSATING CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11553146
|
Filing Dt:
|
10/26/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR REPORTING CACHE COHERENCY STATE RETAINED WITHIN A CACHE HIERARCHY OF A PROCESSING NODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11557388
|
Filing Dt:
|
11/07/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
RIPPLE FILTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11557721
|
Filing Dt:
|
11/08/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
FREQUENCY MODULATED OUTPUT CLOCK FROM A DIGITAL FREQUENCY/PHASE LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11561241
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
METHOD OF PACKAGING A DEVICE USING A DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11561255
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
MEMORY WITH INCREASED WRITE MARGIN BITCELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11569113
|
Filing Dt:
|
07/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
LEADFRAME FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11580419
|
Filing Dt:
|
10/11/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
SENSOR HAVING FREE FALL SELF-TEST CAPABILITY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11590327
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
METHODS AND APPARATUS FOR A QUAD FLAT NO-LEAD (QFN) PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11620080
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
DYNAMIC MODULE OUTPUT DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11643498
|
Filing Dt:
|
12/21/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
AUTOMATICALLY DISABLING INPUT/OUTPUT SIGNAL PROCESSING BASED ON THE REQUIRED MULTIMEDIA FORMAT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11649094
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
TOP CONTACT ALIGNMENT IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11669307
|
Filing Dt:
|
01/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SPLIT GATE MEMORY CELL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11681067
|
Filing Dt:
|
03/01/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
LOW POWER VOLTAGE REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11692332
|
Filing Dt:
|
03/28/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
METHOD AND DEVICE FOR PROGRAMMING ANTI-FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11728684
|
Filing Dt:
|
03/26/2007
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
CONTROLLABLE OSCILLATOR WITH OUTPUT OSCILLATION ADJUSTMENT AND METHOD FOR PRODUCING AN OUTPUT OSCILLATION FOR USE THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11736231
|
Filing Dt:
|
04/17/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
MEMORY WITH SERIAL INPUT-OUTPUT TERMINALS FOR ADDRESS AND DATA AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11749147
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
METHOD AND CIRCUIT FOR DRIVING H-BRIDGE THAT REDUCES SWITCHING NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11752051
|
Filing Dt:
|
05/22/2007
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
BITCELL WITH VARIABLE-CONDUCTANCE TRANSFER GATE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11759944
|
Filing Dt:
|
06/08/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
METHOD AND CIRCUIT FOR REDUCING REGULATOR OUTPUT NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11760775
|
Filing Dt:
|
06/10/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
RF POWER TRANSISTOR DEVICE WITH HIGH PERFORMANCE SHUNT CAPACITOR AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11841497
|
Filing Dt:
|
08/20/2007
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
RF AMPLIFIER WITH STACKED TRANSISTORS, TRANSMITTING DEVICE, AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11849301
|
Filing Dt:
|
09/03/2007
|
Title:
|
METHOD OF FORMING FLIP-CHIP BUMP CARRIER TYPE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11851380
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR MONITORING CLOCK SIGNAL IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11869750
|
Filing Dt:
|
10/10/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
A COMPARATOR CIRCUIT FOR REDUCING CURRENT CONSUMPTION BY SUPPRESSING GLITCHES DURING A TRANSITIONAL PERIOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11873424
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
LEVEL SHIFTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11941473
|
Filing Dt:
|
11/16/2007
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
BYPASSABLE LOW NOISE AMPLIFIER TOPOLOGY WITH MULTI-TAP TRANSFORMER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
12348332
|
Filing Dt:
|
01/05/2009
|
Title:
|
METHOD OF FORMING GATE STACK AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12349974
|
Filing Dt:
|
01/07/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
METHOD FOR PFET ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12350492
|
Filing Dt:
|
01/08/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
TECHNIQUES FOR DELAY COMPENSATION OF CONTINUOUS-TIME SIGMA-DELTA MODULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
12350547
|
Filing Dt:
|
01/08/2009
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
QUAD FLAT NO-LEAD (QFN) PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12351273
|
Filing Dt:
|
01/09/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
CHANNEL RANK FEEDBACK IN MULTIPLE-INPUT MULTIPLE-OUTPUT COMMNICATION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12355218
|
Filing Dt:
|
01/16/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
METHOD FOR CONTROLLING A FREQUENCY OF A CLOCK SIGNAL TO CONTROL POWER CONSUMPTION AND A DEVICE HAVING POWER CONSUMPTION CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12355224
|
Filing Dt:
|
01/16/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
DEVICE AND METHOD FOR DETECTING AND CORRECTING TIMING ERRORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12356235
|
Filing Dt:
|
01/20/2009
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
SEMICONDUCTOR SUPERJUNCTION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12356939
|
Filing Dt:
|
01/21/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
SUBSTRATE BONDING WITH METAL GERMANIUM SILICON MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12357057
|
Filing Dt:
|
01/21/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
DUAL HIGH-K OXIDES WITH SIGE CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12357163
|
Filing Dt:
|
01/21/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
METHOD OF FORMING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12358039
|
Filing Dt:
|
01/22/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
TECHNIQUES FOR INCREASING DECODING RELIABILITY IN AN ADAPTIVE MINIMUM MEAN SQUARED ERROR WITH SUCCESSIVE INTERFERENCE CANCELLATION (MMSE/SIC) DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12358859
|
Filing Dt:
|
01/23/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
LEVEL SHIFTER FOR CHANGE OF BOTH HIGH AND LOW VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12359845
|
Filing Dt:
|
01/26/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
SCHOTTKY DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12360628
|
Filing Dt:
|
01/27/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
CHARGING A SECONDARY BATTERY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12360656
|
Filing Dt:
|
01/27/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
VOLTAGE-BASED MEMORY SIZE SCALING IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12360932
|
Filing Dt:
|
01/28/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
CAPACITANCE-TO-VOLTAGE INTERFACE CIRCUIT, AND RELATED OPERATING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
12360933
|
Filing Dt:
|
01/28/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
CHARGE REDISTRIBUTION SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTER AND RELATED OPERATING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12360934
|
Filing Dt:
|
01/28/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
CAPACITANCE-TO-VOLTAGE INTERFACE CIRCUIT WITH SHARED CAPACITOR BANK FOR OFFSETTING AND ANALOG-TO-DIGITAL CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12361826
|
Filing Dt:
|
01/29/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
MEMORY HAVING NEGATIVE VOLTAGE WRITE ASSIST CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
12361944
|
Filing Dt:
|
01/29/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
TUNABLE ANTIFUSE ELEMENTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12362743
|
Filing Dt:
|
01/30/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METAL GATE TRANSISTOR WITH BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12363179
|
Filing Dt:
|
01/30/2009
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
LED DRIVER WITH SEGMENTED DYNAMIC HEADROOM CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12363201
|
Filing Dt:
|
01/30/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
SWITCHED-CAPACITOR CIRCUITS, INTEGRATION SYSTEMS, AND METHODS OF OPERATION THEREOF
|
|