Total properties:
237
Page
1
of
3
Pages:
1 2 3
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
09513067
|
Filing Dt:
|
02/24/2000
|
Title:
|
NONEXPOSED HEAT SINK FOR SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
09687048
|
Filing Dt:
|
10/13/2000
|
Title:
|
LEADFRAME AND SEMICONDUCTOR PACKAGE WITH IMPROVED SOLDER JOINT STRENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
09764196
|
Filing Dt:
|
01/16/2001
|
Title:
|
OPTICAL MODULE WITH LENS INTEGRAL HOLDER FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
09845601
|
Filing Dt:
|
04/27/2001
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
LEADFRAME AND SEMICONDUCTOR PACKAGE MADE USING THE LEADFRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
09923834
|
Filing Dt:
|
08/07/2001
|
Title:
|
EMBEDDED HEAT SPREADER BALL GRID ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
09932290
|
Filing Dt:
|
08/17/2001
|
Title:
|
SEMICONDUCTOR PACKAGE AND LEADFRAME WITH HORIZONTAL LEADS SPACED IN THE VERTICAL DIRECTION AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10076896
|
Filing Dt:
|
02/14/2002
|
Title:
|
LEAD-FRAME CONNECTOR AND CIRCUIT MODULE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10082472
|
Filing Dt:
|
02/22/2002
|
Title:
|
STACKING STRUCTURE FOR SEMICONDUCTOR DEVICES USING A FOLDED OVER FLEXIBLE SUBSTRATE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10107656
|
Filing Dt:
|
03/25/2002
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE INCLUDING PASSIVE ELEMENTS AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10212496
|
Filing Dt:
|
08/02/2002
|
Title:
|
SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME WHICH REDUCES WARPAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10227051
|
Filing Dt:
|
08/23/2002
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
OPTIC SEMICONDUCTOR MODULE AND MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10319022
|
Filing Dt:
|
12/12/2002
|
Title:
|
INTEGRATED CIRCUIT SUBSTRATE HAVING EMBEDDED PASSIVE COMONENTS AND METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10427117
|
Filing Dt:
|
05/01/2003
|
Title:
|
LEADFRAME BASED MEMORY CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10439671
|
Filing Dt:
|
05/16/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
STACKABLE SEMICONDUCTOR PACKAGE AND METHOD FOR MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10445754
|
Filing Dt:
|
05/27/2003
|
Title:
|
LEADFRAME STRIP HAVING ENHANCED TESTABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10459230
|
Filing Dt:
|
06/11/2003
|
Title:
|
LEAD FRAME WITH PLATED END LEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10603878
|
Filing Dt:
|
06/24/2003
|
Title:
|
INTEGRATED CIRCUIT SUBSTRATE HAVING LASER-EXPOSED TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
10607324
|
Filing Dt:
|
06/26/2003
|
Title:
|
DROP RESISTANT BUMPERS FOR FULLY MOLDED MEMORY CARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10621780
|
Filing Dt:
|
07/16/2003
|
Title:
|
MULTI-CHIP SEMICONDUCTOR PACKAGE WITH INTEGRAL SHIELD AND ANTENNA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10625290
|
Filing Dt:
|
07/23/2003
|
Title:
|
CIRCUIT MODULE HAVING INTERCONNECTS FOR CONNECTING FUNCTIONING AND NON-FUNCTIONING ADD ONS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10626150
|
Filing Dt:
|
07/24/2003
|
Title:
|
PLASTIC INTEGRATED CIRCUIT PACKAGE AND METHOD AND LEADFRAME FOR MAKING THE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
10634541
|
Filing Dt:
|
08/04/2003
|
Title:
|
SEMICONDUCTOR MEMORY CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
10662248
|
Filing Dt:
|
09/15/2003
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
NEAR CHIP SIZE SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
10667226
|
Filing Dt:
|
09/18/2003
|
Title:
|
EXPOSED LEAD INTERPOSER LEADFRAME PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10667227
|
Filing Dt:
|
09/18/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
LEADFRAME HAVING LEAD LOCKS TO SECURE LEADS TO ENCAPSULANT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10680281
|
Filing Dt:
|
10/07/2003
|
Title:
|
FRONT EDGE CHAMFER FEATURE FOR FULLY-MOLDED MEMORY CARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10690193
|
Filing Dt:
|
10/21/2003
|
Title:
|
Semiconductor package including leads and conductive posts for providing increased functionality
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10703301
|
Filing Dt:
|
11/07/2003
|
Title:
|
MANUFACTURING METHOD FOR LEADFRAME AND FOR SEMICONDUCTOR PACKAGE USING THE LEADFRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10706468
|
Filing Dt:
|
11/12/2003
|
Title:
|
SEMICONDUCTOR PACKAGE WITH CHAMFERED CORNERS AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10728562
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
PHOTODETECTORS AND OPTICALLY PUMPED EMITTERS BASED ON III-NITRIDE MULTIPLE-QUANTUM-WELL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10735184
|
Filing Dt:
|
12/11/2003
|
Title:
|
IMAGE SENSOR PACKAGE AND METHOD FOR MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10759990
|
Filing Dt:
|
01/15/2004
|
Title:
|
SEMICONDUCTOR PACKAGE WITH SUBSTRATE COUPLED TO A PERIPHERAL SIDE SURFACE OF A SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10763859
|
Filing Dt:
|
01/23/2004
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE HAVING REDUCED THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10765397
|
Filing Dt:
|
01/27/2004
|
Title:
|
CAVITY CASE WITH CLIP/PLUG FOR USE ON MULTI-MEDIA CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10766046
|
Filing Dt:
|
01/28/2004
|
Title:
|
LEADFRAME TYPE SEMICONDUCTOR PACKAGE HAVING REDUCED INDUCTANCE AND ITS MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
10766101
|
Filing Dt:
|
01/28/2004
|
Title:
|
DOUBLE MOLD MEMORY CARD AND ITS MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10774893
|
Filing Dt:
|
02/09/2004
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
LEAD FRAME FOR SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10785528
|
Filing Dt:
|
02/24/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10803333
|
Filing Dt:
|
03/17/2004
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
STACKABLE SEMICONDUCTOR PACKAGE HAVING SEMICONDUCTOR CHIP WITHIN CENTRAL THROUGH HOLE OF SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10806640
|
Filing Dt:
|
03/23/2004
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10825670
|
Filing Dt:
|
04/14/2004
|
Title:
|
SEMICONDUCTOR PACKAGE AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10828616
|
Filing Dt:
|
04/21/2004
|
Title:
|
TAPE SUPPORTED MEMORY CARD LEADFRAME STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10839647
|
Filing Dt:
|
05/05/2004
|
Title:
|
SEMICONDUCTOR PACKAGE AND SUBSTRATE HAVING MULTI-LEVEL VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10847742
|
Filing Dt:
|
05/18/2004
|
Title:
|
METHOD OF MAKING AN INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10865096
|
Filing Dt:
|
06/09/2004
|
Title:
|
SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10868244
|
Filing Dt:
|
06/15/2004
|
Title:
|
EMBEDDED LEADFRAME SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10868643
|
Filing Dt:
|
06/15/2004
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE HAVING IMPROVED ADHESIVENESS AND GROUND BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10881846
|
Filing Dt:
|
06/30/2004
|
Title:
|
EXPOSED LEAD QFP PACKAGE FABRICATED THROUGH THE USE OF A PARTIAL SAW PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10883593
|
Filing Dt:
|
06/30/2004
|
Title:
|
STACKABLE SEMICONDUCTOR PACKAGE WITH SOLDER ON PADS ON WHICH SECOND SEMICONDUCTOR PACKAGE IS STACKED
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10884082
|
Filing Dt:
|
07/01/2004
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
SUBSTRATE FOR SEMICONDUCTOR PACKAGE AND WIRE BONDING METHOD USING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10892625
|
Filing Dt:
|
07/15/2004
|
Title:
|
SEMICONDUCTOR PACKAGE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
10910089
|
Filing Dt:
|
08/03/2004
|
Title:
|
OFFSET ETCHED CORNER LEADS FOR SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10921642
|
Filing Dt:
|
08/19/2004
|
Title:
|
SEMICONDUCTOR PACKAGE AND ITS MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10923575
|
Filing Dt:
|
08/20/2004
|
Title:
|
PRE-MOLDED LEADFRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10944314
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE INCLUDING FLIP CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10947124
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
METHOD FOR MAKING AN INTEGRATED CIRCUIT SUBSTRATE HAVING EMBEDDED BACK-SIDE ACCESS CONDUCTORS AND VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
10962221
|
Filing Dt:
|
10/08/2004
|
Title:
|
IMAGE SENSOR PACKAGE AND ITS MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10967462
|
Filing Dt:
|
10/18/2004
|
Title:
|
MEMORY CARD AND ITS MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10971408
|
Filing Dt:
|
10/22/2004
|
Title:
|
FAN-IN LEADFRAME SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10980355
|
Filing Dt:
|
11/03/2004
|
Title:
|
MEMORY CARD ESC SUBSTRATE INSERT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10986634
|
Filing Dt:
|
11/12/2004
|
Title:
|
INTEGRATED CIRCUIT DEVICE PACKAGES AND SUBSTRATES FOR MAKING THE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
10990265
|
Filing Dt:
|
11/16/2004
|
Title:
|
INTERPOSER FOR INTERCONNECTING COMPONENTS IN A MEMORY CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10991631
|
Filing Dt:
|
11/17/2004
|
Title:
|
STACKED-DIE EXTENSION SUPPORT STRUCTURE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
10992036
|
Filing Dt:
|
11/17/2004
|
Title:
|
SHIELDED PACKAGE HAVING SHIELD FENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
11006210
|
Filing Dt:
|
12/06/2004
|
Title:
|
WAFER-LEVEL CHIP-SCALE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
11009262
|
Filing Dt:
|
12/09/2004
|
Title:
|
METHOD OF MAKING A LEADFRAME FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
11018731
|
Filing Dt:
|
12/21/2004
|
Title:
|
THERMALLY ENHANCED CHIP SCALE LEAD ON CHIP SEMICONDUCTOR PACKAGE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
11021340
|
Filing Dt:
|
12/22/2004
|
Title:
|
PLASTIC INTEGRATED CIRCUIT PACKAGE AND METHOD AND LEADFRAME FOR MAKING THE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11021977
|
Filing Dt:
|
12/22/2004
|
Title:
|
METHOD FOR MAKING AN INTEGRATED CIRCUIT SUBSTRATE HAVING LASER-EMBEDDED CONDUCTIVE PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
11035239
|
Filing Dt:
|
01/13/2005
|
Title:
|
LEAD-FRAME METHOD AND ASSEMBLY FOR INTERCONNECTING CIRCUITS WITHIN A CIRCUIT MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
11038756
|
Filing Dt:
|
01/19/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
COLORED CONDUCTIVE WIRES FOR A SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11039434
|
Filing Dt:
|
01/19/2005
|
Title:
|
INCREASED CAPACITY LEADFRAME AND SEMICONDUCTOR PACKAGE USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11047848
|
Filing Dt:
|
01/31/2005
|
Title:
|
TWO-SIDED WAFER ESCAPE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11060263
|
Filing Dt:
|
02/17/2005
|
Title:
|
MEMORY CARD AND ITS MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
11060264
|
Filing Dt:
|
02/17/2005
|
Title:
|
SECURE DIGITAL MEMORY CARD USING LAND GRID ARRAY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
11063299
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH INCREASED NUMBER OF INPUT AND OUTPUT PINS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11078833
|
Filing Dt:
|
03/11/2005
|
Title:
|
METHOD FOR MAKING AN INTEGRATED CIRCUIT SUBSTRATE HAVING EMBEDDED PASSIVE COMPONENTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11079836
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
Reduced size semiconductor package with stacked dies
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
11098995
|
Filing Dt:
|
04/05/2005
|
Title:
|
Method for making an integrated circuit substrate having laminated laser-embedded circuit layers
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11103690
|
Filing Dt:
|
04/12/2005
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
METHODS OF FORMING SOLDER BUMPS ON EXPOSED METAL PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11108359
|
Filing Dt:
|
04/18/2005
|
Title:
|
SURFACE ACOUSTIC WAVE (SAW) DEVICE PACKAGE AND METHOD FOR PACKAGING A SAW DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
11109329
|
Filing Dt:
|
04/19/2005
|
Title:
|
DIE DOWN MULTI-MEDIA CARD AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11111316
|
Filing Dt:
|
04/21/2005
|
Title:
|
DIE-MOUNTING SUBSTRATE AND METHOD INCORPORATING DUMMY TRACES FOR IMPROVING MOUNTING FILM PLANARITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11115574
|
Filing Dt:
|
04/26/2005
|
Title:
|
IMAGE SENSOR PACKAGE AND ITS MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11115579
|
Filing Dt:
|
04/26/2005
|
Title:
|
WAFER LEVEL CHIP SCALE PACKAGE AND MANUFACTURING METHOD FOR THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
11115706
|
Filing Dt:
|
04/26/2005
|
Title:
|
STACKED DIE ASSEMBLY HAVING SEMICONDUCTOR DIE OVERHANGING SUPPORT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11119234
|
Filing Dt:
|
04/28/2005
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
CAMERA MODULE HAVING A THREADED LENS BARREL AND A BALL GRID ARRAY CONNECTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11120087
|
Filing Dt:
|
05/02/2005
|
Title:
|
SECURE DIGITAL MEMORY CARD USING LAND GRID ARRAY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11123605
|
Filing Dt:
|
05/05/2005
|
Title:
|
WAFER LEVEL PACKAGE AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11128633
|
Filing Dt:
|
05/13/2005
|
Title:
|
WAFER LEVEL STACKED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
11129596
|
Filing Dt:
|
05/13/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
THIN SEMICONDUCTOR PACKAGE INCLUDING STACKED DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11166005
|
Filing Dt:
|
06/24/2005
|
Title:
|
CIRCUIT-ON-FOIL PROCESS FOR MANUFACTURING A LAMINATED SEMICONDUCTOR PACKAGE SUBSTRATE HAVING EMBEDDED CONDUCTIVE PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11168168
|
Filing Dt:
|
06/27/2005
|
Title:
|
PACKAGE IN PACKAGE (PIP)
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11177904
|
Filing Dt:
|
07/07/2005
|
Title:
|
DIRECT GLASS ATTACHED ON DIE OPTICAL MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11180463
|
Filing Dt:
|
07/12/2005
|
Title:
|
APPARATUS AND METHOD FOR TESTING INTEGRATED CIRCUIT DEVICES HAVING CONTACTS ON MULTIPLE SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11180463
|
Filing Dt:
|
07/12/2005
|
Title:
|
APPARATUS AND METHOD FOR TESTING INTEGRATED CIRCUIT DEVICES HAVING CONTACTS ON MULTIPLE SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11190596
|
Filing Dt:
|
07/27/2005
|
Title:
|
LAND PATTERNS FOR A SEMICONDUCTOR STACKING STRUCTURE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11192193
|
Filing Dt:
|
07/27/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
TRANSDUCER ASSEMBLY, CAPILLARY AND WIRE BONDING METHOD USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
11198074
|
Filing Dt:
|
08/05/2005
|
Title:
|
THERMALLY ENHANCED CHIP SCALE LEAD ON CHIP SEMICONDUCTOR PACKAGE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11206513
|
Filing Dt:
|
08/17/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
SNAP LID CAMERA MODULE
|
|