|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09049687
|
Filing Dt:
|
03/27/1998
|
Title:
|
METHOD AND SYSTEM FOR IDENTIFYING LOST OR STOLEN DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09049939
|
Filing Dt:
|
03/30/1998
|
Title:
|
INTEGRATED CIRCUIT PACKAGE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09050281
|
Filing Dt:
|
03/30/1998
|
Title:
|
CIRCUITS AND METHODS FOR DUAL-GATED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09050338
|
Filing Dt:
|
03/30/1998
|
Title:
|
APPARATUS FOR SWAPPING, ADDING OR REMOVING A PROCESSOR IN AN OPERATING COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09050475
|
Filing Dt:
|
03/30/1998
|
Title:
|
METHOD FOR SWAPPING, ADDING OR REMOVING A PROCESSOR IN AN OPERATING COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09050588
|
Filing Dt:
|
03/30/1998
|
Title:
|
VERTICAL SURFACE MOUNT ASSEMBLY AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09052808
|
Filing Dt:
|
03/31/1998
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
CENTRALIZED, AUTOMATED INSTALLATION OF SOFTWARE PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
09053274
|
Filing Dt:
|
04/01/1998
|
Title:
|
STACKABLE CHIP SCALE SEMICONDUCTOR PACKAGE WITH MATING CONTACTS ON OPPOSED SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09053378
|
Filing Dt:
|
03/31/1998
|
Title:
|
METHOD OF PEER-TO-PEER MASTERING OVER A COMPUTER BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09053392
|
Filing Dt:
|
03/31/1998
|
Title:
|
SYSTEM FOR PEER-TO-PEER MASTERING OVER A COMPUTER BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09054275
|
Filing Dt:
|
04/02/1998
|
Title:
|
METHOD AND APPARATUS FOR COUPLING A SEMICONDUCTOR DIE TO DIE TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09056323
|
Filing Dt:
|
04/07/1998
|
Title:
|
HIGH SELECTIVITY BPSG TO TEOS ETCHANT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09056764
|
Filing Dt:
|
04/08/1998
|
Title:
|
DUAL FLOATING GATE PROGRAMMABLE READ ONLY MEMORY CELL STRUCTURE AND METHOD FOR ITS FABRICATION AND OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09059644
|
Filing Dt:
|
04/13/1998
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING A CONDUCTIVE GATE AND LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09065139
|
Filing Dt:
|
04/23/1998
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
Title:
|
ON-CHIP SUBSTRATE REGULAR TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09066035
|
Filing Dt:
|
04/24/1998
|
Title:
|
SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09066501
|
Filing Dt:
|
04/23/1998
|
Title:
|
METHOD OF COMMUNICATIONS IN A BACKSCATTER SYSTEM, INTERROGATOR, AND BACKSCATTER COMMUNICATIONS SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09066526
|
Filing Dt:
|
04/24/1998
|
Title:
|
METHOD AND SYSTEM FOR CONCURRENT COMPUTER TRANSACTION PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09066610
|
Filing Dt:
|
04/24/1998
|
Title:
|
BACKSCATTER INTERROGATORS, COMMUNICATION SYSTEMS AND BACKSCATTER COMMUNICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09066738
|
Filing Dt:
|
04/24/1998
|
Title:
|
INTERROGATORS COMMUNICATION SYSTEMS COMMUNICATION METHODS AND METHODS OF PROCESSING A COMMUNICATION SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09067338
|
Filing Dt:
|
04/27/1998
|
Title:
|
ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09067344
|
Filing Dt:
|
04/28/1998
|
Title:
|
METHOD FOR NOTIFYING AN INDIVIDUAL OF A PREVIOUSLY SCHEDULED EVENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09067347
|
Filing Dt:
|
04/28/1998
|
Title:
|
SYSTEM FOR DECODING ADDRESSES FOR A DEFECTIVE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09067451
|
Filing Dt:
|
04/28/1998
|
Title:
|
SYSTEM FOR NOTIFING AN INDIVIDUAL OF A PREVIOUSLY SCHEDULED EVENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09067467
|
Filing Dt:
|
04/28/1998
|
Title:
|
METHOD FOR DECODING ADDRESSES FOR A DEFECTIVE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09069230
|
Filing Dt:
|
04/28/1998
|
Title:
|
ISOLATION REGIONS AND METHODS OF FORMING ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
09070066
|
Filing Dt:
|
04/30/1998
|
Title:
|
STACKED LEADS-OVER CHIP MILTI-CHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09071130
|
Filing Dt:
|
04/30/1998
|
Title:
|
METHOD AND APPARATUS FOR REMOTE DATA TELEMETRY AND POINT OF SALE METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09072101
|
Filing Dt:
|
05/04/1998
|
Title:
|
STACKABLE BALL GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09073560
|
Filing Dt:
|
05/06/1998
|
Title:
|
SCALABLE HIGH DIELECTRIC CONSTANT CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09074638
|
Filing Dt:
|
05/07/1998
|
Title:
|
METHOD OF FORMING CAPACITORS, METHOD OF PROCESSING DIELECTRIC LAYERS, METHOD OF FORMING A DRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09076306
|
Filing Dt:
|
05/11/1998
|
Title:
|
MASK HAVING A TAPERED PROFILE USED DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09076324
|
Filing Dt:
|
05/11/1998
|
Title:
|
METHODS OF ELECTRICALLY CONTACTING TO CONDUCTIVE PLUGS, METHODS OF FORMING CONTACT OPENINGS, AND METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09076328
|
Filing Dt:
|
05/11/1998
|
Title:
|
MEMORY AND OTHER INTEGRATED CIRCUITRY HAVING A CONDUCTIVE INTERCONNECT LINE PITCH OF LESS THAN 0.6 MICRON
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09076333
|
Filing Dt:
|
05/11/1998
|
Title:
|
DRAM CAPACITORS MADE FROM SILICON-GERMANIUM AND ELECTRODE-LIMITED CONDUCTION DIELECTRIC FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09076488
|
Filing Dt:
|
05/13/1998
|
Title:
|
MULTI-BANK ARCHITECTURE FOR A WIDE I/O DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09079449
|
Filing Dt:
|
05/14/1998
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
WIRELESS COMMUNICATION SYSTEMS, INTERFACING DEVICES, COMMUNICATION METHODS, METHODS OF INTERFACING WITH AN INTERROGATOR, AND METHODS OF OPERATING AN INTERROGATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09079702
|
Filing Dt:
|
05/15/1998
|
Title:
|
ELECTRONIC MAIL ATTACHMENT VERIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09080443
|
Filing Dt:
|
05/18/1998
|
Title:
|
APPARATUS FOR UPDATING WALLPAPER FOR COMPUTER DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09080576
|
Filing Dt:
|
05/18/1998
|
Title:
|
METHOD FOR UPDATING WALLPAPER FOR COMPUTER DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09080624
|
Filing Dt:
|
05/18/1998
|
Title:
|
METHOD OF COMMUNICATIONS IN A BACKSCATTER SYSTEM, INTERROGATOR, AND BACKSCATTER COMMUNICATIONS SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09081983
|
Filing Dt:
|
05/20/1998
|
Title:
|
APPARATUS AND METHOD FOR GENERATING A CLOCK WITHIN A SEMICONDUCTOR DEVICE AND DEVICES AND SYSTEMS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09082354
|
Filing Dt:
|
05/20/1998
|
Title:
|
INDIRECT ACTIVATION OF A GETTER WIRE IN A HERMETICALLY SEALED FIELD EMISSION DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09082745
|
Filing Dt:
|
05/21/1998
|
Title:
|
WAFER LEVEL FABRICATION AND ASSEMBLY OF CHIP SCALE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09083611
|
Filing Dt:
|
05/22/1998
|
Title:
|
PHOTOLITHOGRAPHIC METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09085533
|
Filing Dt:
|
05/27/1998
|
Title:
|
SYSTEM FOR A PRIMARY BIOS ROM RECOVERY IN A DUAL BIOS ROM COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09086367
|
Filing Dt:
|
05/28/1998
|
Title:
|
STAND ALONE SECURITY DEVICE FOR COMPUTER NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09086401
|
Filing Dt:
|
05/28/1998
|
Title:
|
CLOCK VERNIER ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09087420
|
Filing Dt:
|
05/29/1998
|
Title:
|
WEB-FORMAT POLISHING PADS AND METHODS FOR MANUFACTURING AND USING WEB-FORMAT POLISHING PADS IN MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09089445
|
Filing Dt:
|
06/03/1998
|
Title:
|
DRAM CAPACITOR FORMULATION USING A DOUBLE-SIDED ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09089751
|
Filing Dt:
|
06/02/1998
|
Title:
|
METHOD OF FORMING DYNAMIC RANDOM ACCESS MEMORY CIRCUITRY AND DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09090167
|
Filing Dt:
|
06/04/1998
|
Title:
|
METHOD AND APPARATUS FOR ACCESSING ONE OF A PLURALITY OF MEMORY UNITS WITHIN AN ELECTRONIC MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09092585
|
Filing Dt:
|
06/05/1998
|
Title:
|
METHOD FOR TIME MULTIPLEXING A LOW-SPEED AND A HIGH-SPEED BUS OVER SHARED SIGNAL LINES OF A PHYSICAL BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09092586
|
Filing Dt:
|
06/05/1998
|
Title:
|
TIME-MULTIPLEXED MULTI-SPEED BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09093481
|
Filing Dt:
|
06/08/1998
|
Title:
|
METHOD FOR REMOVING POWER AND SIGNALS FROM AN INADVERTENTLY SWAPPED BUS CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09093579
|
Filing Dt:
|
06/08/1998
|
Title:
|
COMPUTER SYSTEM HAVING A PLURALITY OF BUS AGENTS COUPLED TO BUS REQUESTERS WHEREIN EACH BUS AGENT INCLUDES AN INTERNAL ARBITER THAT SELECTS ONE OF THE BUS REQUESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09093654
|
Filing Dt:
|
06/08/1998
|
Title:
|
APPARATUS FOR SENSING MOVEMENT OF A BUS CARD AND AUTOMATICALLY REMOVING POWER FROM THE BUS CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09093956
|
Filing Dt:
|
06/08/1998
|
Title:
|
BITLINE CONTACT STRUCTURES AND DRAM ARRAY STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09093967
|
Filing Dt:
|
06/08/1998
|
Title:
|
INTEGRATED CIRCUIT IMPLEMENTING INTERNALLY GENERATED COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
09094434
|
Filing Dt:
|
06/09/1998
|
Title:
|
BUTTON-TYPE BATTERY WITH IMPROVED SEPARATOR AND GASKET CONSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
09094439
|
Filing Dt:
|
06/09/1998
|
Title:
|
MEMORY-CELL ARRAY AND A METHOD FOR REPAIRING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09095003
|
Filing Dt:
|
06/09/1998
|
Title:
|
METHODS OF FORMING FLIP CHIP BUMPS AND RELATED FLIP CHIP BUMP CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09096006
|
Filing Dt:
|
06/11/1998
|
Title:
|
M ETHOD TO ACHIEVE ROUGH SILICON SURFACE ON BOTH SIDES OF CONTAINER FOR ENHANCEED CAPACITANCE/AREA ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09097353
|
Filing Dt:
|
06/15/1998
|
Title:
|
METHOD TO PROTECT GATE STACK MATERIAL DURING SOURCE/DRAIN REOXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09097470
|
Filing Dt:
|
06/15/1998
|
Title:
|
MEMORY SYSTEM HAVING INTERNAL STATE MONITORING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
09097613
|
Filing Dt:
|
06/15/1998
|
Title:
|
METHOD OF FORMING BUTTON-TYPE BATTERIES AND A BUTTON-TYPE BATTERY INSULATING AND SEALING GASKET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09097880
|
Filing Dt:
|
06/15/1998
|
Title:
|
METHOD OF FORMING CMOS INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09098935
|
Filing Dt:
|
06/17/1998
|
Title:
|
METHOD FOR INFORMATION RECEPTION IN A PORTABLE COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09098937
|
Filing Dt:
|
06/17/1998
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
PORTABLE COMPUTER SUPPORTING PAGING FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09099047
|
Filing Dt:
|
06/17/1998
|
Title:
|
SELF-ALIGNED PROCESS FOR MAKING CONTACTS TO SILICON SUBSTRATES DURING THE MANUFACTURE OF INTEGRATED CIRCUITS THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09103628
|
Filing Dt:
|
06/23/1998
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING THE DATA RATE OF A CLOCKING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09103844
|
Filing Dt:
|
06/24/1998
|
Title:
|
MEMORY SYSTEM HAVING PROGRAMMABLE CONTROL PARAMETERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09103979
|
Filing Dt:
|
06/24/1998
|
Title:
|
COMPUTER SYSTEM DIAGNOSTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09104160
|
Filing Dt:
|
06/24/1998
|
Title:
|
PER PIXEL MIP MAPPING AND TRILINEAR FILTERING USING SCANLINE GRADIENTS FOR SELECTING APPROPRIATE TEXTURE MAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09105076
|
Filing Dt:
|
06/25/1998
|
Title:
|
COMMUNICATIONS SYSTEM AND METHOD, FLEET MANAGEMENT SYSTEM AND METHOD, AND METHOD OF IMPEDING THEFT OF FUEL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09106967
|
Filing Dt:
|
06/30/1998
|
Title:
|
METHOD FOR ADAPTIVE DECODING OF MEMORY ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09107782
|
Filing Dt:
|
06/30/1998
|
Title:
|
APPARATUS FOR ADAPTIVE DECODING OF MEMORY ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09107930
|
Filing Dt:
|
06/30/1998
|
Title:
|
PROCESSING METHODS OF FORMING CONTACT OPENINGS AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09108572
|
Filing Dt:
|
07/01/1998
|
Title:
|
SYSTEM AND METHOD FOR REMAPPING DEFECTIVE MEMORY LOCATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09110228
|
Filing Dt:
|
07/06/1998
|
Title:
|
THREE-DIMENSIONAL CONTAINER DIODE FOR USE WITH MULTI-STATE MATERIAL A NON-VOLATILE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09111048
|
Filing Dt:
|
07/07/1998
|
Title:
|
GAIN ADJUSTMENT METHOD IN TWO-WAY COMMUNICATION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09111243
|
Filing Dt:
|
07/07/1998
|
Title:
|
METHOD FOR DECODING ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09111244
|
Filing Dt:
|
07/07/1998
|
Title:
|
APPARATUS FOR DECODING ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09111359
|
Filing Dt:
|
07/06/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY A
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09111921
|
Filing Dt:
|
07/08/1998
|
Title:
|
ELECTRICAL BONDING INTERCONNECT HAVING A METAL BOND PAD PORTION AND HAVING A CONDUCTIVE EPOXY PORTION COMPRISING AN OXIDE REDUCING AGENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09111922
|
Filing Dt:
|
07/08/1998
|
Title:
|
ISOLATION REGIONS AND METHODS OF FORMING ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09115492
|
Filing Dt:
|
07/14/1998
|
Title:
|
METHOD OF MANUFACTURING AN ENCLOSED TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09115700
|
Filing Dt:
|
07/15/1998
|
Title:
|
METHOD FOR PATTERNING CAVITIES AND ENHANCED CAVITY SHAPES FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09118219
|
Filing Dt:
|
07/17/1998
|
Title:
|
APPARATUS FOR THE HOT SWAP AND ADD OF INPUT/OUTPUT PLATFORMS AND DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
09118359
|
Filing Dt:
|
07/17/1998
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
METHODS OF FORMING FLOATING GATE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09118716
|
Filing Dt:
|
07/17/1998
|
Title:
|
METHOD FOR THE HOT SWAP AND ADD OF INPUT/OUTPUT PLATFORMS AND DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09119330
|
Filing Dt:
|
07/20/1998
|
Title:
|
METHOD OF FORMING DYNAMIC RANDOM ACCESS MEMORY CIRCUITRY AND DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09119663
|
Filing Dt:
|
07/21/1998
|
Title:
|
METHOD FOR DETERMINING STATUS OF MULTIPLE INTERLOCKING FIFO BUFFER STRUCTURES BASED ON THE POSITION OF AT LEAST ONE POINTER OF EACH OF THE MULTIPLE FIFO BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09120599
|
Filing Dt:
|
07/22/1998
|
Title:
|
WIRELESS COMMUNICATION DEVICES, RADIO FREQUENCY IDENTIFICATION DEVICES, AND METHODS OF FORMING WIRELESS COMMUNICATION DEVICES AND RADIO FREQUENCY IDENTIFICATION DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09120849
|
Filing Dt:
|
07/22/1998
|
Title:
|
CIRCUITRY INTERCONNECTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09121259
|
Filing Dt:
|
07/22/1998
|
Title:
|
METHOD FOR MEMORY ERROR HANDLING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09122474
|
Filing Dt:
|
07/23/1998
|
Title:
|
ELECTRONIC APPARATUS, BATTERY POWERABLE APPARATUS, AND RADIO FREQUENCY COMMUNICATION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09124329
|
Filing Dt:
|
07/29/1998
|
Title:
|
APPARATUS AND METHOD FOR REDUCING REMOVAL FORCES FOR CMP PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09126057
|
Filing Dt:
|
07/30/1998
|
Title:
|
METHOD AND APPARATUS FOR IMPROVING LATCHUP IMMUNITY IN A DUAL-POLYSILICON GATE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09126182
|
Filing Dt:
|
07/30/1998
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
APPARATUS IMPROVING LATCHUP IMMUNITY IN A DUAL-POLYSILICON GATE
|
|