|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
09639034
|
Filing Dt:
|
08/14/2000
|
|
Title:
|
RADIO FREQUENCY DATA COMMUNICATIONS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09639089
|
Filing Dt:
|
08/16/2000
|
|
Title:
|
METHOD OF PATTERNING NOBLE METALS FOR SEMICONDUCTOR DEVICES BY ELECTROPOLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09640477
|
Filing Dt:
|
08/16/2000
|
|
Title:
|
RADIO FREQUENCY IDENTIFICATION DEVICES AND A METHOD OF DETERMINING A COMMUNICATION RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09640759
|
Filing Dt:
|
08/18/2000
|
|
Title:
|
METHOD FOR SELECTING ONE OR A BANK OF MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
09641516
|
Filing Dt:
|
08/21/2000
|
|
Title:
|
SYNCHRONIZED WRITE DATA ON A HIGH SPEED MEMORY BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
09641519
|
Filing Dt:
|
08/21/2000
|
|
Title:
|
DRAM WITH HIDDEN REFRESH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09641693
|
Filing Dt:
|
08/18/2000
|
|
Title:
|
APPARATUS AND METHOD FOR DETECTING OVER-PROGRAMMING CONDITION IN MULTISTATE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09642090
|
Filing Dt:
|
08/21/2000
|
|
Title:
|
Method and apparatus for crossing clock domain boundaries
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09642109
|
Filing Dt:
|
08/18/2000
|
|
Title:
|
METHOD AND APPARATUS FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
09642546
|
Filing Dt:
|
08/17/2000
|
|
Title:
|
METHOD AND SYSTEM FOR USING DYNAMIC RANDOM ACCESS MEMORY AS CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09642780
|
Filing Dt:
|
08/22/2000
|
|
Title:
|
DOUBLE LDD DEVICES FOR IMPROVED DRAM REFRESH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09643945
|
Filing Dt:
|
08/23/2000
|
|
Title:
|
Reduced power dram device and method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09644260
|
Filing Dt:
|
08/22/2000
|
|
Title:
|
SYSTEM AND METHOD FOR IDENTIFICATION OF COMPUTER INPUT/OUTPUT DEVICES BY INTERCEPTING IDENTIFICATION COMMANDS DIRECTED TO THE INPUT/OUTPUT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09644274
|
Filing Dt:
|
08/22/2000
|
|
Title:
|
WEB-FORMAT POLISHING PADS AND METHODS FOR MANUFACTURING AND USING WEB-FORMAT POLISHING PADS IN MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09644282
|
Filing Dt:
|
08/22/2000
|
|
Title:
|
Method and apparatus for trench isolation process with pad gate and trench edge spacer elimination
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09645262
|
Filing Dt:
|
08/24/2000
|
|
Title:
|
SYSTEM FOR DETERMINING STATUS OF MULTIPLE INTERLOCKING FIFO BUFFER STRUCTURES BASED ON THE POSITION OF AT LEAST ONE POINTER OF EACH OF THE MULTIPLE FIFO BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09645776
|
Filing Dt:
|
08/25/2000
|
|
Title:
|
METHOD OF FORMING AN ENCAPSULATED CONDUCTIVE PILLAR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09648070
|
Filing Dt:
|
08/25/2000
|
|
Title:
|
BURST READ ADDRESSING IN A NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09648661
|
Filing Dt:
|
08/25/2000
|
|
Title:
|
REDUNDANCY SELECTION IN MEMORY DEVICES WITH CONCURRENT READ AND WRITE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09648706
|
Filing Dt:
|
08/25/2000
|
|
Title:
|
DIFFERENTIAL SENSING IN A MEMORY USING TWO CYCLE PRE-CHARGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09648724
|
Filing Dt:
|
08/25/2000
|
|
Title:
|
BURST WRITE IN A NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
09648857
|
Filing Dt:
|
08/25/2000
|
|
Title:
|
ADJUSTABLE TIMING CIRCUIT OF AN INTEGRATED CIRCUIT BY SELECTING AND MOVING CLOCK EDGES BASED ON A SIGNAL PROPAGATION TIME STORED IN A PROGRAMMABLE NON-VOLATILE FUSE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09649152
|
Filing Dt:
|
08/28/2000
|
|
Title:
|
Virtual shadow registers and virtual register windows
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09649827
|
Filing Dt:
|
08/29/2000
|
|
Title:
|
METHOD FOR ATTACHING A SEMICONDUCTOR DIE TO A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09650078
|
Filing Dt:
|
08/29/2000
|
|
Title:
|
Dual floating gate programmable read only memory cell structure and method for its fabrication and operation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09650079
|
Filing Dt:
|
08/29/2000
|
|
Title:
|
DDR II WRITE DATA CAPTURE CALIBRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09650223
|
Filing Dt:
|
08/29/2000
|
|
Title:
|
Integrated circuit data latch driver circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09650550
|
Filing Dt:
|
08/30/2000
|
|
Title:
|
Data-strobe input buffers for high-frequency SDRAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09650711
|
Filing Dt:
|
08/29/2000
|
|
Title:
|
METHOD OF FORMING FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09651139
|
Filing Dt:
|
08/30/2000
|
|
Title:
|
DOUBLE DATA RATE MEMORY DEVICE HAVING OUTPUT DATA PATH WITH DIFFERENT NUMBER OF LATCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09651240
|
Filing Dt:
|
08/30/2000
|
|
Title:
|
PLANARIZING MACHINES AND CONTROL SYSTEMS FOR MECHANICAL AND/OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09651377
|
Filing Dt:
|
08/29/2000
|
|
Title:
|
HIGH PRESSURE REOXIDATION/ANNEAL OF HIGH DIELECTRIC CONSTANT MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09651394
|
Filing Dt:
|
08/29/2000
|
|
Title:
|
Method of fabrication of stacked semiconductor devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09651417
|
Filing Dt:
|
08/30/2000
|
|
Title:
|
PLANARIZING MACHINES AND ALIGNMENT SYSTEMS FOR MECHANICAL AND/OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09651491
|
Filing Dt:
|
08/30/2000
|
|
Title:
|
VERTICALLY MOUNTABLE INTERPOSER, ASSEMBLY AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09651629
|
Filing Dt:
|
08/30/2000
|
|
Title:
|
Z-AXIS ELECTRICAL CONTACT FOR MICROELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09651641
|
Filing Dt:
|
08/30/2000
|
|
Title:
|
Read compression in a memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09652226
|
Filing Dt:
|
08/29/2000
|
|
Title:
|
Low power memory module using restricted ram activation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09652390
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
SYSTEM AND METHOD FOR IMPLEMENTING DATA PRE-FETCH HAVING REDUCED DATA LINES AND/OR HIGHER DATA RATES (AS AMENDED)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09652617
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
Memory device address decoding
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09652632
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
INTERLEAVED DELAY LINE FOR PHASE LOCKED AND DELAY LOCKED LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09652638
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
SPLIT EMBEDDED DRAM PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09652802
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
METHOD FOR PERFORMING ANALOG OVER-PROGRAM AND UNDER-PROGRAM DETECTION FOR A MULTISTATE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09652910
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
CAPACITOR STRUCTURES WITH RECESSED HEMISPHERICAL GRAIN SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09652977
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
COMPOSITE INTERPOSER FOR BGA PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09653089
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
Virtual shadow registers and virtual register windows
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09653139
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
FLIP-CHIP WITH MATCHED LINES AND GROUND PLANE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09653150
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
Communications system and method with D/A converter
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09653299
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
PROCESS FOR MAKING LOW DIELECTRIC CONSTANT DIELECTRIC FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09653300
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
SOLDER BALL LANDPAD DESIGN TO IMPROVE LAMINATE PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09653409
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING SYMMETRICAL OUTPUT DATA FOR A DOUBLE DATA RATE DRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09653410
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
Semiconductor device, ball grid array connection system, and method of making
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09653411
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
AN ELECTRO-MECHANICALLY POLISHED STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
09653527
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
CMOS APS PIXEL SENSOR DYNAMIC RANGE INCREASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09653542
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
Method for fabricating a small area of contact between electrodes
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09653641
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
Apparatus and method for program level parallelism in a VLIW processor
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09655001
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
METHOD AND APPARATUS FOR TRENCH ISOLATION PROCESS WITH PAD GATE AND TRENCH EDGE SPACER ELIMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09655516
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
NON-LINEAR INTERPOLATION SCALING SYSTEM FOR A GRAPHICS PROCESSING SYSTEM AND METHOD FOR USE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
09655517
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
DISTRIBUTED PROCESSOR MEMORY MODULE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09655660
|
Filing Dt:
|
09/06/2000
|
|
Title:
|
RADIO FRQUENCY IDENTIFICATION DEVICE AND METHODS OF DETERMINING A COMMUNICATION RANGE OF AN INTERROGATOR OF A WIRELESS IDENTIFICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09656586
|
Filing Dt:
|
09/06/2000
|
|
Title:
|
SEMICONDUCTOR MEMORY IMPLEMENTING INTERNALLY GENERATED COMMANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09658333
|
Filing Dt:
|
09/08/2000
|
|
Title:
|
METHOD FOR COMMUNICATING A SOFTWARE-GENERATED PULSE WAVEFORM BETWEEN TWO SERVERS IN A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09658780
|
Filing Dt:
|
09/11/2000
|
|
Title:
|
ASYMMETRIC, DOUBLE-SIDED SELF-ALIGNED SILICIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09660537
|
Filing Dt:
|
09/13/2000
|
|
Title:
|
Wireless communication packages, a radio frequency identification device communication package, an appendage, a method of communicating, and a method of forming a wireless communication package
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09660690
|
Filing Dt:
|
09/13/2000
|
|
Title:
|
Conductive electrical contacts, capacitors, DRAMs, and integrated circuitry, and methods of forming conductive electrical contacts, capacitors, DRAMs, and integrated circuitry
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09662314
|
Filing Dt:
|
09/14/2000
|
|
Title:
|
METHOD OF MAKING STRAIGHT WALL CONTAINERS AND THE RESULTANT CONTAINERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09666261
|
Filing Dt:
|
09/21/2000
|
|
Title:
|
PROCESS AND APPARATUS FOR IMPROVING THE PERFORMANCE OF A TEMPERATURE-SENSITIVE ETCH PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09672518
|
Filing Dt:
|
09/27/2000
|
|
Title:
|
Wireless communication devices and methods of forming wireless communication devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09675452
|
Filing Dt:
|
09/28/2000
|
|
Title:
|
Testing and burn-in of IC chips using radio frequency transmission
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09678979
|
Filing Dt:
|
10/05/2000
|
|
Title:
|
Method and apparatus for programmable control signal generation for a semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09679336
|
Filing Dt:
|
10/04/2000
|
|
Title:
|
ELECTRICAL CIRCUITS, CIRCUITS, AND ELECTRICAL COUPLINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09680246
|
Filing Dt:
|
10/05/2000
|
|
Title:
|
Method and apparatus for using photoemission to determine the endpoint of an etch process
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09680473
|
Filing Dt:
|
10/06/2000
|
|
Title:
|
A METHOD OF MAKING CENTER BOND FLIP CHIP SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09681828
|
Filing Dt:
|
06/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
|
Title:
|
CAPACITOR/ANTIFUSE STRUCTURE HAVING A BARRIER-LAYER ELECTRODE AND IMPROVED BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09681839
|
Filing Dt:
|
07/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
|
Title:
|
METHOD AND STRUCTURE FOR MANUFACTURING IMPROVED YIELD SEMICONDUCTOR PACKAGED DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09683156
|
Filing Dt:
|
11/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
SYSTEM WITH HIGH-SPEED A/D CONVERTER USING MULTIPLE SUCCESSIVE APPROXIMATION CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
09683679
|
Filing Dt:
|
02/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
|
Title:
|
CMOS IMAGE SENSOR WITH A LOW-POWER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
09684165
|
Filing Dt:
|
10/05/2000
|
|
Title:
|
METHOD AND SYSTEM FOR USING DYNAMIC RANDOM ACCESS MEMORY AS CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
09685272
|
Filing Dt:
|
10/09/2000
|
|
Title:
|
PROCESSOR WITH PROGRAMMABLE ADDRESSING MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09685273
|
Filing Dt:
|
10/09/2000
|
|
Title:
|
METHOD AND APPARATUS FOR HIGH PERFORMANCE BRANCHING IN PIPELINED MICROSYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09685965
|
Filing Dt:
|
10/10/2000
|
|
Title:
|
Method and apparatus for multiple latency synchronous dynamic random access memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09686254
|
Filing Dt:
|
10/11/2000
|
|
Title:
|
Method of remote access and control of environmental conditions
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09686348
|
Filing Dt:
|
10/10/2000
|
|
Title:
|
Method and system for processing pipelined memory commands
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09686361
|
Filing Dt:
|
10/10/2000
|
|
Title:
|
Method and apparatus for planarizing and cleaning microelectronic substrates
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09686486
|
Filing Dt:
|
10/10/2000
|
|
Title:
|
POLISHING CHUCKS, SEMICONDUCTOR WAFER POLISHING CHUCKS, ABRADING METHODS, POLISHING METHODS, SEMICONDUCTOR WAFER POLISHING METHODS, AND METHODS OF FORMING POLISHING CHUCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09686527
|
Filing Dt:
|
10/11/2000
|
|
Title:
|
METHOD OF REMOTE ACCESS AND CONTROL OF ENVIRONMENTAL CONDITIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09688259
|
Filing Dt:
|
10/13/2000
|
|
Title:
|
Method of forming polycide structures
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
09690905
|
Filing Dt:
|
10/17/2000
|
|
Title:
|
PROGRAMMABLE MULTIPLE TEXTURE COMBINE CIRCUIT FOR A GRAPHICS PROCESSING SYSTEM AND METHOD FOR USE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09692897
|
Filing Dt:
|
10/19/2000
|
|
Title:
|
CAPACITOR/ANTIFUSE STRUCTURE HAVING A BARRIER-LAYER ELECTRODE AND IMPROVED BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09693686
|
Filing Dt:
|
10/23/2000
|
|
Title:
|
METHOD FOR FABRICATING AN ARRAY OF ULTRA-SMALL PORES FOR CHALCOGENIDE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
09699537
|
Filing Dt:
|
10/30/2000
|
|
Title:
|
FLIP-CHIP ADAPTOR PACKAGE FOR BARE DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09703806
|
Filing Dt:
|
11/02/2000
|
|
Title:
|
METHOD FOR FABRICATING A SMALL AREA OF CONTACT BETWEEN ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09705010
|
Filing Dt:
|
11/02/2000
|
|
Title:
|
HEMISPHERICAL GRAINED SILICON ON CONDUCTIVE NITRIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09705494
|
Filing Dt:
|
11/03/2000
|
|
Title:
|
APPARATUS FOR RECEIVING DATA FROM A SYNCHRONOUS RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09708333
|
Filing Dt:
|
11/07/2000
|
|
Title:
|
METHOD OF UPDATING A SYSTEM ENVIRONMENTAL SETTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09708440
|
Filing Dt:
|
11/09/2000
|
|
Title:
|
METHOD OF TIMING CALIBARATION USING SLOWER DATA RATE PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09710681
|
Filing Dt:
|
11/08/2000
|
|
Title:
|
BUTTON-TYPE BATTERY CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09711639
|
Filing Dt:
|
11/13/2000
|
|
Title:
|
Buffer with adjustable slew rate and a method of providing an adjustable slew rate
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
09712173
|
Filing Dt:
|
11/15/2000
|
|
Title:
|
MEMORY SYSTEM THAT SETS A PREDETERMINED PHASE RELATIONSHIP BETWEEN READ AND WRITE CLOCK SIGNALS AT A BUS MIDPOINT FOR A PLURALITY OF SPACED DEVICE LOCATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09717185
|
Filing Dt:
|
11/20/2000
|
|
Title:
|
IMAGE SENSOR PACKAGING WITH PACKAGE CAVITY SEALED BY THE IMAGING OPTICS
|
|
