skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:023786/0416   Pages: 274
Recorded: 01/04/2010
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 3434
Page 23 of 35
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
1
Patent #:
Issue Dt:
02/24/2004
Application #:
10230673
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
12/26/2002
Title:
APPARATUS FOR SETTING WRITE LATENCY
2
Patent #:
Issue Dt:
07/11/2006
Application #:
10230733
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
03/04/2004
Title:
MEASURE-CONTROLLED DELAY CIRCUIT WITH REDUCED PLAYBACK ERROR
3
Patent #:
Issue Dt:
01/20/2004
Application #:
10230750
Filing Dt:
08/29/2002
Title:
DELAY LOCK LOOP CIRCUIT USEFUL IN A SYNCHRONOUS SYSTEM AND ASSOCIATED METHODS
4
Patent #:
Issue Dt:
04/26/2005
Application #:
10230887
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
03/04/2004
Title:
METHOD FOR FORMING CONDUCTIVE MATERIAL IN OPENING AND STRUCTURES REGARDING SAME
5
Patent #:
Issue Dt:
05/22/2007
Application #:
10230970
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
03/20/2003
Title:
METHODS AND APPARATUS FOR ELECTROMECHANICALLY AND/OR ELECTROCHEMICALLY-MECHANICALLY REMOVING CONDUCTIVE MATERIAL FROM A MICROELECTRONIC SUBSTRATE
6
Patent #:
Issue Dt:
11/14/2006
Application #:
10230972
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
06/12/2003
Title:
METHODS AND APPARATUS FOR ELECTRICALLY DETECTING CHARACTERISTICS OF A MICROELECTRONIC SUBSTRATE AND/OR POLISHING MEDIUM
7
Patent #:
Issue Dt:
12/26/2006
Application #:
10230973
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
07/10/2003
Title:
METHODS AND APPARATUS FOR SELECTIVELY REMOVING CONDUCTIVE MATERIAL FROM A MICROELECTRONIC SUBSTRATE
8
Patent #:
Issue Dt:
05/18/2004
Application #:
10231509
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
12/19/2002
Title:
POWER REDUCTION FOR DELAY LOCKED LOOP CIRCUITS
9
Patent #:
Issue Dt:
11/16/2004
Application #:
10231512
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
12/19/2002
Title:
METHOD OF CONTROLLING A DELAY LOCKED LOOP
10
Patent #:
Issue Dt:
10/26/2004
Application #:
10231513
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
12/19/2002
Title:
CONTROLLER FOR DELAY LOCKED LOOP CIRCUITS
11
Patent #:
Issue Dt:
07/05/2005
Application #:
10231682
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
12/26/2002
Title:
DISTRIBUTED WRITE DATA DRIVERS FOR BURST ACCESS MEMORIES
12
Patent #:
Issue Dt:
05/25/2004
Application #:
10231752
Filing Dt:
08/29/2002
Title:
SEMICONDUCTOR PACKAGE INCLUDING FLEX CIRCUIT, INTERCONNECTS AND DENSE ARRAY EXTERNAL CONTACTS
13
Patent #:
Issue Dt:
06/26/2007
Application #:
10231801
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
IN-SITU CHEMICAL-MECHANICAL PLANARIZATION PAD METROLOGY USING ULTRASONIC IMAGING
14
Patent #:
Issue Dt:
04/27/2004
Application #:
10231942
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
01/02/2003
Title:
DISTRIBUTED WRITE DATA DRIVERS FOR BURST ACCESS MEMORIES
15
Patent #:
Issue Dt:
08/30/2005
Application #:
10232430
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
MULTI-BANK MEMORY ACCESSES USING POSTED WRITES
16
Patent #:
Issue Dt:
11/16/2004
Application #:
10232473
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
03/04/2004
Title:
METHOD AND SYSTEM FOR CONTROLLING MEMORY ACCESSES TO MEMORY MODULES HAVING A MEMORY HUB ARCHITECTURE
17
Patent #:
Issue Dt:
12/09/2003
Application #:
10232781
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
04/10/2003
Title:
DIGIT LINE ARCHITECTURE FOR DYNAMIC MEMORY
18
Patent #:
Issue Dt:
08/02/2005
Application #:
10232935
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/27/2003
Title:
ZERO POWER CHIP STANDBY MODE
19
Patent #:
Issue Dt:
07/11/2006
Application #:
10232978
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
04/03/2003
Title:
DISTRIBUTED WRITE DATA DRIVERS FOR BURST ACCESS MEMORIES
20
Patent #:
Issue Dt:
07/26/2005
Application #:
10233106
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
FULL-SCENE ANTI-ALIASING METHOD AND SYSTEM
21
Patent #:
Issue Dt:
04/04/2006
Application #:
10234562
Filing Dt:
09/03/2002
Publication #:
Pub Dt:
02/20/2003
Title:
CAPACITOR STRUCTURES WITH DUAL-SIDED ELECTRODE
22
Patent #:
Issue Dt:
04/13/2004
Application #:
10235452
Filing Dt:
09/04/2002
Publication #:
Pub Dt:
12/26/2002
Title:
STRUCTURE FOR REDUCING CONTACT ASPECT RATIOS
23
Patent #:
Issue Dt:
01/13/2004
Application #:
10235516
Filing Dt:
09/04/2002
Publication #:
Pub Dt:
01/23/2003
Title:
STRUCTURE FOR REDUCING CONTACT ASPECT RATIOS
24
Patent #:
Issue Dt:
07/05/2005
Application #:
10237579
Filing Dt:
09/09/2002
Publication #:
Pub Dt:
02/13/2003
Title:
ELECTRICAL DEVICE ALLOWING FOR INCREASED DEVICE DENSITIES
25
Patent #:
Issue Dt:
08/01/2006
Application #:
10237645
Filing Dt:
09/09/2002
Publication #:
Pub Dt:
01/09/2003
Title:
ELECTRICAL DEVICE ALLOWING FOR INCREASED DEVICE DENSITIES
26
Patent #:
Issue Dt:
06/29/2004
Application #:
10242330
Filing Dt:
09/12/2002
Publication #:
Pub Dt:
07/31/2003
Title:
256 MEG DYNAMIC RANDOM ACCESS MEMORY
27
Patent #:
Issue Dt:
02/17/2004
Application #:
10243279
Filing Dt:
09/12/2002
Publication #:
Pub Dt:
04/10/2003
Title:
METHOD AND CIRCUIT FOR ADJUSTING THE TIMING OF OUTPUT DATA BASED ON AN OPERATIONAL MODE OF OUTPUT DRIVERS
28
Patent #:
Issue Dt:
05/04/2004
Application #:
10252081
Filing Dt:
09/20/2002
Publication #:
Pub Dt:
04/10/2003
Title:
POWER VALIDATION FOR MEMORY DEVICES ON POWER UP
29
Patent #:
Issue Dt:
02/10/2004
Application #:
10261830
Filing Dt:
09/30/2002
Publication #:
Pub Dt:
02/20/2003
Title:
FLASH MEMORY CIRCUITRY
30
Patent #:
Issue Dt:
04/25/2006
Application #:
10262747
Filing Dt:
10/02/2002
Publication #:
Pub Dt:
02/27/2003
Title:
METHOD FOR MAKING LARGE-AREA FED APPARATUS
31
Patent #:
Issue Dt:
12/02/2003
Application #:
10265560
Filing Dt:
10/07/2002
Publication #:
Pub Dt:
02/13/2003
Title:
NON-VOLATILE MEMORY DEVICE WITH ERASE ADDRESS REGISTER
32
Patent #:
Issue Dt:
11/25/2003
Application #:
10265960
Filing Dt:
10/07/2002
Publication #:
Pub Dt:
04/10/2003
Title:
NON-VOLATILE MEMORY DEVICE WITH ERASE ADDRESS REGISTER
33
Patent #:
Issue Dt:
11/11/2003
Application #:
10265976
Filing Dt:
10/07/2002
Publication #:
Pub Dt:
02/27/2003
Title:
NON-VOLATILE MEMORY DEVICE WITH ERASE ADDRESS REGISTER
34
Patent #:
Issue Dt:
07/12/2005
Application #:
10267467
Filing Dt:
10/08/2002
Publication #:
Pub Dt:
04/08/2004
Title:
ATOMIC LAYER DEPOSITION METHODS AND ATOMIC LAYER DEPOSITION TOOLS
35
Patent #:
Issue Dt:
08/30/2005
Application #:
10267822
Filing Dt:
10/09/2002
Publication #:
Pub Dt:
04/15/2004
Title:
METHODS OF FORMING CONDUCTIVE THROUGH-WAFER VIAS
36
Patent #:
Issue Dt:
04/27/2004
Application #:
10268225
Filing Dt:
10/09/2002
Publication #:
Pub Dt:
03/06/2003
Title:
VARIABLE DELAY CIRCUIT AND METHOD, AND DELAY LOCKED LOOP, MEMORY DEVICE AND COMPUTER SYSTEM USING SAME
37
Patent #:
Issue Dt:
11/11/2003
Application #:
10268351
Filing Dt:
10/09/2002
Publication #:
Pub Dt:
05/08/2003
Title:
METHOD AND APPARATUS FOR GENERATING EXPECT DATA FROM A CAPTURED BIT PATTERN, AND MEMORY DEVICE USING SAME
38
Patent #:
Issue Dt:
07/06/2004
Application #:
10268355
Filing Dt:
10/10/2002
Publication #:
Pub Dt:
07/24/2003
Title:
BURST READ ADDRESSING IN A NON-VOLATILE MEMORY DEVICE
39
Patent #:
Issue Dt:
11/25/2003
Application #:
10268656
Filing Dt:
10/10/2002
Publication #:
Pub Dt:
07/24/2003
Title:
BURST READ ADDRESSING IN A NON-VOLATILE MEMORY DEVICE
40
Patent #:
Issue Dt:
09/14/2004
Application #:
10268959
Filing Dt:
10/11/2002
Publication #:
Pub Dt:
02/13/2003
Title:
METHOD AND APPARATUS FOR INDEPENDENT OUTPUT DRIVER CALIBRATION
41
Patent #:
Issue Dt:
05/11/2004
Application #:
10272245
Filing Dt:
10/15/2002
Publication #:
Pub Dt:
03/06/2003
Title:
VARIABLE DELAY CIRCUIT AND METHOD, AND DELAY LOCKED LOOP, MEMORY DEVICE AND COMPUTER SYSTEM USING SAME
42
Patent #:
Issue Dt:
07/06/2004
Application #:
10272279
Filing Dt:
10/15/2002
Publication #:
Pub Dt:
03/06/2003
Title:
VARIABLE DELAY CIRCUIT AND METHOD, AND DELAY LOCKED LOOP, MEMORY DEVICE AND COMPUTER SYSTEM USING SAME
43
Patent #:
Issue Dt:
12/23/2003
Application #:
10273822
Filing Dt:
10/17/2002
Publication #:
Pub Dt:
03/27/2003
Title:
METHOD OF FABRICATING A WIRELESS RADIO FREQUENCY IDENTIFICATION DEVICE
44
Patent #:
Issue Dt:
04/27/2004
Application #:
10273881
Filing Dt:
10/17/2002
Publication #:
Pub Dt:
02/27/2003
Title:
METHODS OF ELECTRICALLY CONTACTING TO CONDUCTIVE PLUGS, METHODS OF FORMING CONTACT OPENINGS, AND METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY CIRCUITRY
45
Patent #:
Issue Dt:
10/19/2004
Application #:
10277688
Filing Dt:
10/22/2002
Publication #:
Pub Dt:
03/27/2003
Title:
STRUCTURE FOR CONTACT FORMATION USING A SILICON-GERMANIUM ALLOY
46
Patent #:
Issue Dt:
09/30/2003
Application #:
10277938
Filing Dt:
10/23/2002
Publication #:
Pub Dt:
03/27/2003
Title:
METHOD OF FORMING MINIMALLY SPACED WORD LINES
47
Patent #:
Issue Dt:
12/16/2003
Application #:
10278509
Filing Dt:
10/22/2002
Publication #:
Pub Dt:
03/06/2003
Title:
MEMORY DEVICE AND METHOD HAVING DATA PATH WITH MULTIPLE PREFETCH I/O CONFIGURATIONS
48
Patent #:
Issue Dt:
02/17/2004
Application #:
10278528
Filing Dt:
10/22/2002
Publication #:
Pub Dt:
03/06/2003
Title:
MEMORY DEVICE AND METHOD HAVING DATA PATH WITH MULTIPLE PREFETCH I/O CONFIGURATIONS
49
Patent #:
Issue Dt:
02/10/2004
Application #:
10278529
Filing Dt:
10/22/2002
Publication #:
Pub Dt:
03/13/2003
Title:
MEMORY DEVICE AND METHOD HAVING DATA PATH WITH MULTIPLE PREFETCH I/O CONFIGURATIONS
50
Patent #:
Issue Dt:
01/27/2004
Application #:
10278553
Filing Dt:
10/22/2002
Publication #:
Pub Dt:
03/06/2003
Title:
MEMORY DEVICE AND METHOD HAVING DATA PATH WITH MULTIPLE PREFETCH I/O CONFIGURATIONS
51
Patent #:
Issue Dt:
09/20/2005
Application #:
10279470
Filing Dt:
10/24/2002
Publication #:
Pub Dt:
04/29/2004
Title:
PERMANENT MEMORY BLOCK PROTECTION IN A FLASH MEMORY DEVICE
52
Patent #:
Issue Dt:
10/12/2004
Application #:
10280757
Filing Dt:
10/24/2002
Publication #:
Pub Dt:
05/22/2003
Title:
6F2 DRAM ARRAY, A DRAM ARRAY FORMED ON A SEMICONDUCTIVE SUBSTRATE, A METHOD OF FORMING MEMORY CELLS IN A 6F2 DRAM ARRAY AND A METHOD OF ISOLATING A SINGLE ROW OF MEMORY CELLS IN A 6F2 DRAM ARRAY
53
Patent #:
Issue Dt:
09/28/2004
Application #:
10282545
Filing Dt:
10/28/2002
Publication #:
Pub Dt:
03/13/2003
Title:
VIRTUAL SHADOW REGISTERS AND VIRTUAL REGISTER WINDOWS
54
Patent #:
Issue Dt:
11/25/2003
Application #:
10283657
Filing Dt:
10/29/2002
Publication #:
Pub Dt:
04/03/2003
Title:
METHODS AND APPARATUS FOR READING MEMORY DEVICE REGISTER DATA
55
Patent #:
Issue Dt:
01/02/2007
Application #:
10284248
Filing Dt:
10/31/2002
Publication #:
Pub Dt:
03/13/2003
Title:
IMAGING DEVICE AND METHOD OF MANUFACTURE
56
Patent #:
Issue Dt:
11/11/2003
Application #:
10285134
Filing Dt:
10/30/2002
Publication #:
Pub Dt:
03/20/2003
Title:
METHODS, APPARATUSES AND SUBSTRATE ASSEMBLY STRUCTURES FOR FABRICATING MICROELECTRONIC COMPONENTS USING MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION PROCESSES
57
Patent #:
Issue Dt:
06/10/2008
Application #:
10286658
Filing Dt:
11/01/2002
Publication #:
Pub Dt:
06/05/2003
Title:
TRANSFER MOLD SEMICONDUCTOR PACKAGING PROCESSES
58
Patent #:
Issue Dt:
05/17/2005
Application #:
10287554
Filing Dt:
11/01/2002
Publication #:
Pub Dt:
07/03/2003
Title:
SYSTEM AND METHOD FOR COMMUNICATING A SOFTWARE-GENERATED PULSE WAVEFORM BETWEEN TWO SERVERS IN A NETWORK
59
Patent #:
Issue Dt:
04/17/2007
Application #:
10288419
Filing Dt:
11/06/2002
Publication #:
Pub Dt:
04/10/2003
Title:
UNDER BUMP METALLIZATION PAD AND SOLDER BUMP CONNECTIONS
60
Patent #:
Issue Dt:
10/21/2003
Application #:
10288946
Filing Dt:
11/05/2002
Publication #:
Pub Dt:
03/27/2003
Title:
WEB-FORMAT POLISHING PADS AND METHODS FOR MANUFACTURING AND USING WEB-FORMAT POLISHING PADS IN MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
61
Patent #:
Issue Dt:
10/12/2004
Application #:
10289876
Filing Dt:
11/06/2002
Publication #:
Pub Dt:
03/20/2003
Title:
TWO STEP MEMORY DEVICE COMMAND BUFFER APPARATUS AND METHOD AND MEMORY DEVICES AND COMPUTER SYSTEMS USING SAME
62
Patent #:
Issue Dt:
08/28/2007
Application #:
10291075
Filing Dt:
01/15/2003
Publication #:
Pub Dt:
07/24/2003
Title:
STACKED MASS STORAGE FLASH MEMORY PACKAGE
63
Patent #:
Issue Dt:
10/19/2004
Application #:
10292654
Filing Dt:
11/13/2002
Publication #:
Pub Dt:
04/03/2003
Title:
METHOD AND APPARATUS PROVIDING IMPROVED DATA PATH CALIBRATION FOR MEMORY DEVICES
64
Patent #:
Issue Dt:
02/01/2005
Application #:
10294425
Filing Dt:
11/14/2002
Publication #:
Pub Dt:
05/20/2004
Title:
CONTROLLING DATA STROBE OUTPUT
65
Patent #:
Issue Dt:
03/09/2004
Application #:
10295638
Filing Dt:
11/15/2002
Publication #:
Pub Dt:
05/22/2003
Title:
METHODS FOR FABRICATING FLIP-CHIP DEVICES AND PREVENTING COUPLING BETWEEN SIGNAL INTERCONNECTIONS
66
Patent #:
Issue Dt:
01/18/2005
Application #:
10295653
Filing Dt:
11/15/2002
Publication #:
Pub Dt:
05/20/2004
Title:
POWER THROUGHPUT ADJUSTMENT IN FLASH MEMORY
67
Patent #:
Issue Dt:
06/24/2003
Application #:
10295661
Filing Dt:
11/14/2002
Publication #:
Pub Dt:
04/10/2003
Title:
RECONFIGURABLE MEMORY WITH SELECTABLE ERROR CORRECTION STORAGE
68
Patent #:
Issue Dt:
05/25/2004
Application #:
10299271
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
04/17/2003
Title:
SYSTEM FOR REAL-TIME CONTROL OF SEMICONDUCTOR WAFER POLISHING
69
Patent #:
Issue Dt:
02/07/2006
Application #:
10299504
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
04/10/2003
Title:
METHODS FOR FABRICATING ROUTING ELEMENTS FOR MULTICHIP MODULES
70
Patent #:
Issue Dt:
11/18/2003
Application #:
10300220
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
04/17/2003
Title:
METHODS AND APPARATUSES FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES ON PLANARIZING PADS
71
Patent #:
Issue Dt:
11/25/2003
Application #:
10300268
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
04/17/2003
Title:
METHODS AND APPARATUSES FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES ON PLANARIZING PADS
72
Patent #:
Issue Dt:
01/06/2004
Application #:
10300303
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
04/17/2003
Title:
METHODS AND APPARATUSES FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES ON PLANARIZING PADS
73
Patent #:
Issue Dt:
03/30/2004
Application #:
10300344
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
04/17/2003
Title:
METHODS AND APPARATUSES FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES ON PLANARIZING PADS
74
Patent #:
Issue Dt:
11/25/2003
Application #:
10300366
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
04/10/2003
Title:
METHODS AND APPARATUSES FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES ON PLANARIZING PADS
75
Patent #:
Issue Dt:
06/08/2004
Application #:
10300372
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
04/10/2003
Title:
METHODS AND APPARATUSES FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES ON PLANARIZING PADS
76
Patent #:
Issue Dt:
10/19/2004
Application #:
10300582
Filing Dt:
11/21/2002
Publication #:
Pub Dt:
04/10/2003
Title:
METHOD FOR FORMING PROTECTIVE FILMS AND SPACERS
77
Patent #:
Issue Dt:
06/21/2005
Application #:
10301990
Filing Dt:
11/22/2002
Publication #:
Pub Dt:
04/24/2003
Title:
ELECTRICAL DEVICE ALLOWING FOR INCREASED DEVICE DENSITIES
78
Patent #:
Issue Dt:
12/23/2003
Application #:
10302594
Filing Dt:
11/22/2002
Publication #:
Pub Dt:
04/03/2003
Title:
FLIP CHIP ADAPTOR PACKAGE FOR BARE DIE
79
Patent #:
Issue Dt:
06/29/2004
Application #:
10302626
Filing Dt:
11/21/2002
Publication #:
Pub Dt:
04/24/2003
Title:
METHODS OF FORMING A CAPACITOR STRUCTURE
80
Patent #:
Issue Dt:
01/11/2005
Application #:
10302964
Filing Dt:
11/25/2002
Publication #:
Pub Dt:
04/24/2003
Title:
METHOD FOR SELECTING ONE OR A BANK OF MEMORY DEVICES
81
Patent #:
Issue Dt:
06/06/2006
Application #:
10304804
Filing Dt:
11/26/2002
Publication #:
Pub Dt:
04/17/2003
Title:
SEMICONDUCTOR MEMORY CIRCUITRY
82
Patent #:
Issue Dt:
05/31/2005
Application #:
10305312
Filing Dt:
11/26/2002
Publication #:
Pub Dt:
04/24/2003
Title:
SEMICONDUCTOR MEMORY CIRCUITRY
83
Patent #:
Issue Dt:
03/29/2005
Application #:
10309665
Filing Dt:
12/03/2002
Publication #:
Pub Dt:
05/08/2003
Title:
CHIP-SCALE PACKAGE AND CARRIER FOR USE THEREWITH
84
Patent #:
Issue Dt:
03/08/2005
Application #:
10310723
Filing Dt:
12/04/2002
Publication #:
Pub Dt:
06/26/2003
Title:
METHODS OF FORMING CAPACITOR STRUCTURES AND DRAM ARRAYS
85
Patent #:
Issue Dt:
03/22/2005
Application #:
10315323
Filing Dt:
12/10/2002
Publication #:
Pub Dt:
06/10/2004
Title:
FLASH MEMORY ARCHITECTURE FOR OPTIMIZING PERFORMANCE OF MEMORY HAVING MULTI-LEVEL MEMORY CELLS
86
Patent #:
Issue Dt:
08/24/2004
Application #:
10315427
Filing Dt:
12/09/2002
Publication #:
Pub Dt:
05/01/2003
Title:
RADIO FREQUENCY DATA COMMUNICATIONS DEVICE WITH ADJUSTABLE RECEIVER SENSITIVITY AND METHOD
87
Patent #:
Issue Dt:
09/07/2004
Application #:
10317420
Filing Dt:
12/11/2002
Publication #:
Pub Dt:
06/05/2003
Title:
ELECTRICAL AND THERMAL CONTACT FOR USE IN SEMICONDUCTOR DEVICES
88
Patent #:
Issue Dt:
08/23/2005
Application #:
10317429
Filing Dt:
12/11/2002
Publication #:
Pub Dt:
06/17/2004
Title:
MEMORY DEVICE AND METHOD HAVING LOW-POWER, HIGH WRITE LATENCY MODE AND HIGH-POWER, LOW WRITE LATENCY MODE AND/OR INDEPENDENTLY SELECTABLE WRITE LATENCY
89
Patent #:
Issue Dt:
07/26/2005
Application #:
10320490
Filing Dt:
12/17/2002
Publication #:
Pub Dt:
06/17/2004
Title:
READING OR WRITING WHILE SEARCHING IN A CAM
90
Patent #:
Issue Dt:
01/18/2005
Application #:
10324653
Filing Dt:
12/18/2002
Publication #:
Pub Dt:
06/05/2003
Title:
PROGRAMMING METHODS FOR MULTI-LEVEL FLASH EEPROMS
91
Patent #:
Issue Dt:
08/08/2006
Application #:
10326633
Filing Dt:
12/23/2002
Publication #:
Pub Dt:
06/24/2004
Title:
CAM MODIFIED TO BE USED FOR STATISTIC CALCULATION IN NETWORK SWITCHES AND ROUTERS
92
Patent #:
Issue Dt:
04/18/2006
Application #:
10326762
Filing Dt:
12/20/2002
Publication #:
Pub Dt:
07/03/2003
Title:
SYSTEM AND METHOD FOR LOCATING INDIVIDUALS AND EQUIPMENT, AIRLINE RESERVATION SYSTEM, COMMUNICATION SYSTEM
93
Patent #:
Issue Dt:
11/30/2004
Application #:
10327579
Filing Dt:
12/20/2002
Publication #:
Pub Dt:
07/10/2003
Title:
ASYMMETRIC, DOUBLE-SIDED SELF-ALIGNED SILICIDE AND METHOD OF FORMING THE SAME
94
Patent #:
Issue Dt:
02/03/2004
Application #:
10329839
Filing Dt:
12/26/2002
Title:
TEMPERATURE-COMPENSATED OUTPUT BUFFER CIRCUIT
95
Patent #:
Issue Dt:
08/23/2005
Application #:
10330206
Filing Dt:
12/30/2002
Publication #:
Pub Dt:
07/01/2004
Title:
COUNTER IN CAM WORD
96
Patent #:
Issue Dt:
03/21/2006
Application #:
10330209
Filing Dt:
12/30/2002
Publication #:
Pub Dt:
07/01/2004
Title:
LONGEST MATCH DETECTION IN A CAM
97
Patent #:
Issue Dt:
09/13/2005
Application #:
10330242
Filing Dt:
12/30/2002
Publication #:
Pub Dt:
07/01/2004
Title:
MULTIPLE CATEGORY CAM
98
Patent #:
Issue Dt:
12/13/2005
Application #:
10330253
Filing Dt:
12/30/2002
Publication #:
Pub Dt:
07/01/2004
Title:
DETECTING "ALMOST MATCH" IN A CAM
99
Patent #:
Issue Dt:
08/23/2005
Application #:
10330269
Filing Dt:
12/30/2002
Publication #:
Pub Dt:
07/01/2004
Title:
PRIORITY ENCODER FOR SUCCESSIVE ENCODING OF MULTIPLE MATCHES IN A CAM
100
Patent #:
Issue Dt:
12/13/2005
Application #:
10334424
Filing Dt:
12/31/2002
Publication #:
Pub Dt:
05/22/2003
Title:
METHODS AND APPARATUSES FOR ANALYZING AND CONTROLLING PERFORMANCE PARAMETERS IN MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
Assignor
1
Exec Dt:
12/23/2009
Assignee
1
26 DEER CREEK LANE
MT. KISCO, NEW YORK 10549
Correspondence name and address
CHRISTOPHER C. HENRY
ROPES & GRAY LLP
1211 AVENUE OF THE AMERICAS
NEW YORK, NEW YORK 10036

Search Results as of: 05/05/2024 12:37 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT