|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10617706
|
Filing Dt:
|
07/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
|
Title:
|
CMOS IMAGER WITH SELECTIVELY SILICIDED GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10620179
|
Filing Dt:
|
07/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
|
Title:
|
DIGIT LINE ARCHITECTURE FOR DYNAMIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10620713
|
Filing Dt:
|
07/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
|
Title:
|
PLANARIZING MACHINES AND CONTROL SYSTEMS FOR MECHANICAL AND/OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10624772
|
Filing Dt:
|
07/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
|
Title:
|
ACTIVELY DRIVEN VREF FOR INPUT BUFFER NOISE IMMUNITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
10625132
|
Filing Dt:
|
07/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/27/2005
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR DIRECT MEMORY ACCESS IN A HUB-BASED MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10626876
|
Filing Dt:
|
07/24/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
|
Title:
|
RADIO FREQUENCY DATA COMMUNICATIONS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
10629279
|
Filing Dt:
|
07/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR DETECTING OVER-PROGRAMMING CONDITION IN MULTISTATE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10629957
|
Filing Dt:
|
07/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
DUAL MODE DDR SDRAM/SGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10630433
|
Filing Dt:
|
07/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
METHOD OF FORMING A LOCAL INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10633205
|
Filing Dt:
|
08/01/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
|
Title:
|
INTERROGATORS, METHODS OF OPERATING A COHERENT INTERROGATOR, BACKSCATTER COMMUNICATION METHODS, INTERROGATION METHODS, AND SIGNAL PROCESSING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10635715
|
Filing Dt:
|
08/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
|
Title:
|
METHODS OF FORMING TRANSISTOR GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10641126
|
Filing Dt:
|
08/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
|
Title:
|
CAM MEMORY ARCHITECTURE AND A METHOD OF FORMING AND OPERATING A DEVICE ACCORDING TO A CAM MEMORY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
10642910
|
Filing Dt:
|
08/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
|
Title:
|
AUTOMATED ANTENNA TRIM FOR TRANSMITTING AND RECEIVING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10644522
|
Filing Dt:
|
08/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR ON-BOARD DIAGNOSTICS OF MEMORY MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10644610
|
Filing Dt:
|
08/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
HYBRID OPEN AND FOLDED DIGIT LINE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10644685
|
Filing Dt:
|
08/20/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
|
Title:
|
CONTROLLABLE OVONIC PHASE-CHANGE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10645288
|
Filing Dt:
|
08/20/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR CAPTURING AND BYPASSING MEMORY TRANSACTIONS IN A HUB-BASED MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10645604
|
Filing Dt:
|
08/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
|
Title:
|
PARTIALLY-ORDERED CAMS USED IN TERNARY HIERARCHICAL ADDRESS SEARCHING/SORTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10646420
|
Filing Dt:
|
08/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
|
Title:
|
METHODS FOR DESIGNING BOND PAD REROUTING ELEMENTS FOR USE IN STACKED SEMICONDUCTOR DEVICE ASSEMBLIES AND FOR ASSEMBLING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10646966
|
Filing Dt:
|
08/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
|
Title:
|
BOND PAD REROUTING ELEMENT AND STACKED SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING THE REROUTING ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10648164
|
Filing Dt:
|
08/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
|
Title:
|
VERTICAL SURFACE MOUNT ASSEMBLY AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10648567
|
Filing Dt:
|
08/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR GENERATING EXPECT DATA FROM A CAPTURED BIT PATTERN, AND MEMORY DEVICE USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10649372
|
Filing Dt:
|
08/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR IDENTIFYING LOST OR STOLEN DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10649627
|
Filing Dt:
|
08/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
|
Title:
|
METHOD OF REDUCING STANDBY CURRENT DURING POWER DOWN MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10651324
|
Filing Dt:
|
08/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
|
Title:
|
SYSTEM AND TECHNIQUE TO REDUCE CYCLE TIME BY PERFORMING COLUMN REDUNDANCY CHECKS DURING A DELAY TO ACCOMMODATE VARIATIONS IN TIMING OF A DATA STROBE SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10651602
|
Filing Dt:
|
08/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
|
Title:
|
METHOD AND CIRCUIT FOR ADJUSTING THE TIMING OF OUTPUT DATA BASED ON AN OPERATIONAL MODE OF OUTPUT DRIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
10652573
|
Filing Dt:
|
08/28/2003
|
|
Title:
|
METHOD OF ADDRESSING MESSAGES AND COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10653044
|
Filing Dt:
|
08/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
|
Title:
|
MULTIPLE PROCESSOR SYSTEM AND METHOD INCLUDING MULTIPLE MEMORY HUB MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10655653
|
Filing Dt:
|
09/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
|
Title:
|
TRANSPONDER INTERROGATORS, RADIO FREQUENCY IDENTIFICATION DEVICE COMMUNICATION SYSTEMS, TRANSPONDER INTERROGATOR COMMUNICATION METHODS, AND RADIO FREQUENCY IDENTIFICATION DEVICE COMMUNICATION METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10656000
|
Filing Dt:
|
09/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
DSP BUS MONITORING APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10656732
|
Filing Dt:
|
09/04/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
SUPPORT FOR VERTICALLY ORIENTED CAPACITORS DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10659435
|
Filing Dt:
|
09/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
|
Title:
|
METHOD OF FORMING MIS CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10659728
|
Filing Dt:
|
09/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
|
Title:
|
METAL GATE ENGINEERING FOR SURFACE P-CHANNEL DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
10660844
|
Filing Dt:
|
09/12/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR ON-BOARD TIMING MARGIN TESTING OF MEMORY MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10661414
|
Filing Dt:
|
09/12/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
|
Title:
|
MULTIPLE THICKNESS GATE DIELECTRIC LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
10661494
|
Filing Dt:
|
09/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
ACTIVE PIXEL SENSOR WITH A DIAGONAL ACTIVE AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10663710
|
Filing Dt:
|
09/17/2003
|
|
Title:
|
DRAM ACCESS TRANSISTOR AND METHOD OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10663741
|
Filing Dt:
|
09/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
|
Title:
|
NON-VOLATILE MEMORY STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10664845
|
Filing Dt:
|
09/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
|
Title:
|
IMAGE SENSOR PACKAGES AND METHODS OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10665151
|
Filing Dt:
|
09/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
STRUCTURALLY-STABILIZED CAPACITORS AND METHOD OF MAKING OF SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10665219
|
Filing Dt:
|
09/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR REMOVING CONDUCTIVE MATERIAL FROM A MICROELECTRONIC SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10665904
|
Filing Dt:
|
09/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
|
Title:
|
MEMORY HUB WITH INTEGRATED NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10666184
|
Filing Dt:
|
09/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
Broadband cable television and computer network
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10667388
|
Filing Dt:
|
09/23/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR MONITORING COMPONENT LATENCY DRIFTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10667391
|
Filing Dt:
|
09/23/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
METHOD OF MAKING A CENTER BOND FLIP CHIP SEMICONDUCTOR CARRIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10667775
|
Filing Dt:
|
09/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING REFRESH OPERATIONS IN A DYNAMIC MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10668010
|
Filing Dt:
|
09/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
|
Title:
|
TEMPERATURE SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10668443
|
Filing Dt:
|
09/23/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
DDR SYNCHRONOUS FLASH MEMORY WITH VIRTUAL SEGMENT ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10669663
|
Filing Dt:
|
09/23/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
LOW POWER MEMORY MODULE USING RESTRICTED DEVICE ACTIVATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10670038
|
Filing Dt:
|
09/24/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
TOP/BOTTOM SYMMETRICAL PROTECTION SCHEME FOR FLASH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10672122
|
Filing Dt:
|
09/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
|
Title:
|
NON-VOLATILE MEMORY DEVICE WITH ERASE ADDRESS REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10672312
|
Filing Dt:
|
09/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
NON-VOLATILE MEMORY DEVICE WITH ERASE ADDRESS REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10672652
|
Filing Dt:
|
09/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
|
Title:
|
NON-VOLATILE MEMORY DEVICE WITH ERASE ADDRESS REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10672905
|
Filing Dt:
|
09/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR HIGH PERFORMANCE BRANCHING IN PIPELINED MICROSYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10675692
|
Filing Dt:
|
09/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
|
Title:
|
TEMPERATURE-COMPENSATED OUTPUT BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
10675917
|
Filing Dt:
|
09/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
DIAGNOSTIC AND MANAGING DISTRIBUTED PROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10683972
|
Filing Dt:
|
10/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10684123
|
Filing Dt:
|
10/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR CONTROLLING A CLOCK SYNCHRONIZING CIRCUIT FOR LOW POWER REFRESH OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10685732
|
Filing Dt:
|
10/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
CIRCUITS AND METHODS OF TEMPERATURE COMPENSATION FOR REFRESH OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10685997
|
Filing Dt:
|
10/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
METHOD AND CIRCUIT FOR ADJUSTING A SELF-REFRESH RATE TO MAINTAIN DYNAMIC DATA AT LOW SUPPLY VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10686118
|
Filing Dt:
|
10/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR ADJUSTING THE TIMING OFFSET BETWEEN A CLOCK SIGNAL AND RESPECTIVE DIGITAL SIGNALS TRANSMITTED ALONG WITH THAT CLOCK SIGNAL, AND MEMORY DEVICE AND COMPUTER SYSTEM USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10686771
|
Filing Dt:
|
10/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
|
Title:
|
CLAMPING CIRCUIT FOR THE VPOP VOLTAGE USED TO PROGRAM ANTIFUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10687096
|
Filing Dt:
|
10/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
|
Title:
|
METHODS FOR WAFER-LEVEL PACKAGING OF MICROELECTRONIC DEVICES AND MICROELECTRONIC DEVICES FORMED BY SUCH METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10688354
|
Filing Dt:
|
10/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
THICK SOLDER MASK FOR CONFINING ENCAPSULANT MATERIAL OVER SELECTED LOCATIONS OF A SUBSTRATE AND ASSEMBLIES INCLUDING THE SOLDER MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10688678
|
Filing Dt:
|
10/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
|
Title:
|
METAL OXYNITRIDE CAPACITOR BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10688823
|
Filing Dt:
|
10/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
|
Title:
|
METAL OXYNITRIDE CAPACITOR BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10688861
|
Filing Dt:
|
10/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
|
Title:
|
LOW PASS FILTERS IN DLL CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10688974
|
Filing Dt:
|
10/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
|
Title:
|
SINGLE POLY CMOS IMAGER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
10689471
|
Filing Dt:
|
10/20/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
METHOD FOR FORMING STENCIL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10690834
|
Filing Dt:
|
10/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
|
Title:
|
GRAPHICAL REPRESENTATION OF SYSTEM INFORMATION ON A REMOTE COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10691058
|
Filing Dt:
|
10/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
MIXED ENCLAVE OPERATION IN A COMPUTER NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10691068
|
Filing Dt:
|
10/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR READING MEMORY DEVICE REGISTER DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10693462
|
Filing Dt:
|
10/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
|
Title:
|
VARIABLE QUANTIZATION ADC FOR IMAGE SENSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
10693696
|
Filing Dt:
|
10/23/2003
|
|
Title:
|
METHOD AND APPARATUS TO SELECT RADIO FREQUENCY IDENTIFICATION DEVICES IN ACCORDANCE WITH AN ARBITRATION SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
10693697
|
Filing Dt:
|
10/23/2003
|
|
Title:
|
METHOD OF ADDRESSING MESSAGES, METHOD OF ESTABLISHING WIRELESS COMMUNICATIONS, AND COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10694759
|
Filing Dt:
|
10/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
|
Title:
|
ANALOG TO DIGITAL CONVERTER USING MULTIPLE STAGGERED SUCCESSIVE APPROXIMATION CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10696102
|
Filing Dt:
|
10/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
|
Title:
|
RADIO FREQUENCY DATA COMMUNICATIONS DEVICE WITH ADJUSTABLE RECEIVER SENSITIVITY AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10703275
|
Filing Dt:
|
11/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
|
Title:
|
MULTI-MODE SYNCHRONOUS MEMORY DEVICE AND METHODS OF OPERATING AND TESTING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10705388
|
Filing Dt:
|
11/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
|
Title:
|
MEMORY DEVICE AND METHOD HAVING DATA PATH WITH MULTIPLE PREFETCH I/O CONFIGURATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10705685
|
Filing Dt:
|
11/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
|
Title:
|
THIN, FLEXIBLE, RFID LABEL AND SYSTEM FOR USE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10705843
|
Filing Dt:
|
11/13/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PIXEL SIGNAL BINNING AND INTERPOLATION IN COLUMN CIRCUITS OF A SENSOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10706003
|
Filing Dt:
|
11/12/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
|
Title:
|
DELAY LOCK LOOP CIRCUIT USEFUL IN A SYNCHRONOUS SYSTEM AND ASSOCIATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10712212
|
Filing Dt:
|
11/13/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
STRUCTURE AND METHOD OF FABRICATING A TRANSISTOR HAVING A TRENCH GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10713360
|
Filing Dt:
|
11/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
REDUCED CELL-TO-CELL SHORTING FOR MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10713520
|
Filing Dt:
|
11/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
DEVICE, SYSTEM AND METHOD FOR REDUCING POWER IN A MEMORY DEVICE DURING STANDBY MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10713587
|
Filing Dt:
|
11/13/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR GENERATING A DELAYED CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10713647
|
Filing Dt:
|
11/13/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
|
Title:
|
A METHOD OF FORMING MEMORY CELLS AND A METHOD OF ISOLATING A SINGLE ROW OF MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10714688
|
Filing Dt:
|
11/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
|
Title:
|
METHOD AND STRUCTURE FOR REDUCING CONTACT ASPECT RATIOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10715248
|
Filing Dt:
|
11/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
|
Title:
|
POLISHING SYSTEMS FOR USE WITH SEMICONDUCTOR SUBSTRATES INCLUDING DIFFERENTIAL PRESSURE APPLICATION APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
10715267
|
Filing Dt:
|
11/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
|
Title:
|
METHODS FOR POLISHING SEMICONDUCTOR DEVICE STRUCTURES BY DIFFERENTIALLY APPLYING PRESSURE TO SUBSTRATES THAT CARRY THE SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10715555
|
Filing Dt:
|
11/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
|
Title:
|
CONTOURED SURFACE COVER PLATE FOR IMAGE SENSOR ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10717862
|
Filing Dt:
|
11/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
|
Title:
|
PARTIAL ARRAY SELF-REFRESH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
10719348
|
Filing Dt:
|
11/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
|
Title:
|
DIGITAL PHASE MIXERS WITH ENHANCED SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10719501
|
Filing Dt:
|
11/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
|
Title:
|
INTEGRATED CIRCUIT INDUCTOR WITH A MAGNETIC CORE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10720183
|
Filing Dt:
|
11/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
|
Title:
|
SYSTEM LATENCY LEVELIZATION FOR READ DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10722959
|
Filing Dt:
|
11/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
|
Title:
|
DIGITAL DELAY-LOCKED LOOP CIRCUITS WITH HIERARCHICAL DELAY ADJUSTMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10725315
|
Filing Dt:
|
12/02/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
|
Title:
|
LOW POWER CONTROL CIRCUIT AND METHOD FOR A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10726312
|
Filing Dt:
|
12/01/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
|
Title:
|
METHOD AND CIRCUIT FOR OFF CHIP DRIVER CONTROL, AND MEMORY DEVICE USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10729260
|
Filing Dt:
|
12/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
|
Title:
|
A METHOD OF FORMING A CONDUCTIVE LINE HAVING OPPOSING SIDEWALL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
10729584
|
Filing Dt:
|
12/04/2003
|
|
Title:
|
METHOD OF MANUFACTURING AN ENCLOSED TRANSCEIVER
|
|
