|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11103357
|
Filing Dt:
|
04/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
|
Title:
|
HIGH SPEED DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11103486
|
Filing Dt:
|
04/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
CONTROLLER WITH INTERFACE ATTACHMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
11106741
|
Filing Dt:
|
04/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR ENHANCED MODE REGISTER DEFINITIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11108151
|
Filing Dt:
|
04/08/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
METHODS OF ENCAPSULATING SELECTED LOCATIONS OF A SEMICONDUCTOR DIE ASSEMBLY USING A THICK SOLDER MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
11113918
|
Filing Dt:
|
04/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
|
Title:
|
METHOD FOR FORMING CONDUCTIVE MATERIAL IN OPENING AND STRUCTURE REGARDING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
11115489
|
Filing Dt:
|
04/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
|
Title:
|
RANDOM CACHE READ
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11115681
|
Filing Dt:
|
04/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
|
Title:
|
FLASH MEMORY PROGRAMMING TO REDUCE PROGRAM DISTURB
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11118498
|
Filing Dt:
|
04/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
|
Title:
|
METHODS OF FABRICATION OF PACKAGE ASSEMBLIES FOR OPTICALLY INTERACTIVE ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11121956
|
Filing Dt:
|
05/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
|
Title:
|
DIGITAL EXPOSURE CIRCUIT FOR AN IMAGE SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
11122708
|
Filing Dt:
|
05/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
|
Title:
|
NAND FLASH MEMORY WITH READ AND VERIFICATION FOR THRESHOLD UNIFORMITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11122798
|
Filing Dt:
|
05/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
|
Title:
|
TECHNIQUE FOR PASSIVATION OF GERMANIUM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11124769
|
Filing Dt:
|
05/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR COMMUNICATING A SOFTWARE-GENERATED PULSE WAVEFORM BETWEEN TWO SERVERS IN A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11124823
|
Filing Dt:
|
05/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR COMMUNICATING A SOFTWARE-GENERATED PULSE WAVEFORM BETWEEN TWO SERVERS IN A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11124847
|
Filing Dt:
|
05/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR COMMUNICATING A SOFTWARE-GENERATED PULSE WAVEFORM BETWEEN TWO SERVERS IN A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11124864
|
Filing Dt:
|
05/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR COMMUNICATING A SOFTWARE-GENERATED PULSE WAVEFORM BETWEEN TWO SERVERS IN A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11124867
|
Filing Dt:
|
05/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR COMMUNICATING A SOFTWARE-GENERATED PULSE WAVEFORM BETWEEN TWO SERVERS IN A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11126790
|
Filing Dt:
|
05/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
|
Title:
|
PROGRAMMING MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
11127456
|
Filing Dt:
|
05/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
|
Title:
|
MEASURE-INITIALIZED DELAY LOCKED LOOP WITH LIVE MEASUREMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
11128144
|
Filing Dt:
|
05/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
|
Title:
|
SYSTEMS INCLUDING DIFFERENTIAL PRESSURE APPLICATION APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11131994
|
Filing Dt:
|
05/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
|
Title:
|
METHODS OF FORMING DEVICES ASSOCIATED WITH SEMICONDUCTOR CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11134575
|
Filing Dt:
|
05/19/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
|
Title:
|
ACTIVELY DRIVEN VREF FOR INPUT BUFFER NOISE IMMUNITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11135803
|
Filing Dt:
|
05/24/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
NON-VOLATILE MEMORY WITH CONCURRENT WRITE AND READ OPERATION TO DIFFERING BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11137035
|
Filing Dt:
|
05/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
COPPER INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11137269
|
Filing Dt:
|
05/24/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
METHODS OF FORMING MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11138206
|
Filing Dt:
|
05/26/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR IMPROVED EFFICIENCY OF SYNCHRONOUS MIRROR DELAYS AND DELAY LOCKED LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
11141664
|
Filing Dt:
|
06/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING RECESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
11142114
|
Filing Dt:
|
06/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
|
Title:
|
DUAL BUS MEMORY BURST ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11143395
|
Filing Dt:
|
06/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
|
Title:
|
METHOD OF ADDRESSING MESSAGES AND COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11143729
|
Filing Dt:
|
06/03/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
NON-VOLATILE MEMORY STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11146609
|
Filing Dt:
|
06/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
Memory device with chemical vapor deposition of titanium for titanium silicide contacts
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11146812
|
Filing Dt:
|
06/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
FORMATION OF STANDARD VOLTAGE THRESHOLD AND LOW VOLTAGE THRESHOLD MOSFET DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11146889
|
Filing Dt:
|
06/06/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
METHOD AND STRUCTURE FOR MANUFACTURING IMPROVED YIELD SEMICONDUCTOR PACKAGED DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11150408
|
Filing Dt:
|
06/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR ADJUSTING FEATURE SIZE AND POSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
11151705
|
Filing Dt:
|
06/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
|
Title:
|
DRAM WITH HIDDEN REFRESH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11151924
|
Filing Dt:
|
06/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
|
Title:
|
FLIP-CHIP IMAGE SENSOR PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
11152519
|
Filing Dt:
|
06/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
|
Title:
|
METHODS OF FABRICATION FOR FLIP-CHIP IMAGE SENSOR PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11152978
|
Filing Dt:
|
06/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
|
Title:
|
APPARATUS AND METHODS FOR OPTICALLY-COUPLED MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11152979
|
Filing Dt:
|
06/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
APPARATUS AND METHODS FOR OPTICALLY-COUPLED MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11153722
|
Filing Dt:
|
06/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
APPARATUS AND METHODS FOR OPTICALLY-COUPLED MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11153758
|
Filing Dt:
|
06/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
APPARATUS AND METHODS FOR OPTICALLY-COUPLED MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11170809
|
Filing Dt:
|
06/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
ATOMIC LAYER DEPOSITION METHODS AND ATOMIC LAYER DEPOSITION TOOLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
11173862
|
Filing Dt:
|
07/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
MEMORY DEVICE HAVING DIFFERENT BURST ORDER ADDRESSING FOR READ AND WRITE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11174675
|
Filing Dt:
|
07/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
SELF-ALIGNED SILICIDE FOR WORD LINES AND CONTACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11175544
|
Filing Dt:
|
07/06/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
POWER SAVINGS IN ACTIVE STANDBY MODE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11175803
|
Filing Dt:
|
07/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A THIN, FLEXIBLE RFID DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11178688
|
Filing Dt:
|
07/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
DIE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
11179784
|
Filing Dt:
|
07/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
|
Title:
|
MULTI-BANK MEMORY ACCESSES USING POSTED WRITES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11181298
|
Filing Dt:
|
07/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH SELF REFRESH TEST MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11182965
|
Filing Dt:
|
07/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR GENERATING A SEQUENCE OF CLOCK SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11183441
|
Filing Dt:
|
07/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
|
Title:
|
METHODS OF FORMING CONDUCTIVE THROUGH-WAFER VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
11184187
|
Filing Dt:
|
07/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR CONTROLLING A CLOCK SYNCHRONIZING CIRCUIT FOR LOW POWER REFRESH OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11187109
|
Filing Dt:
|
07/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
METHOD FOR BUS CAPACITANCE REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11187210
|
Filing Dt:
|
07/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
|
Title:
|
CAPACITOR STRUCTURES AND DRAM ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11188050
|
Filing Dt:
|
07/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11190419
|
Filing Dt:
|
07/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
|
Title:
|
METHOD OF IMPLEMENTING AN ACCELERATED GRAPHICS PORT FOR A MULTIPLE MEMORY CONTROLLER COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11190466
|
Filing Dt:
|
07/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
NON-CONTIGUOUS ADDRESS ERASABLE BLOCKS AND COMMAND IN FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11190736
|
Filing Dt:
|
07/26/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
|
Title:
|
REDUCED CELL-TO-CELL SHORTING FOR MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11192828
|
Filing Dt:
|
07/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
|
Title:
|
PITCH DOUBLED CIRCUIT LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11193992
|
Filing Dt:
|
07/29/2005
|
|
Title:
|
COMMUNICATION SYSTEM, INTERROGATORS AND COMMUNICATION METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11197280
|
Filing Dt:
|
08/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
METHODS FOR WAFER-LEVEL PACKAGING OF MICROELECTRONIC DEVICES AND MICROELECTRONIC DEVICES FORMED BY SUCH METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11199321
|
Filing Dt:
|
08/08/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
|
Title:
|
PERMANENT MEMORY BLOCK PROTECTION IN A FLASH MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
11202513
|
Filing Dt:
|
08/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11202578
|
Filing Dt:
|
08/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
|
Title:
|
GRAPHICS RESAMPLING SYSTEM AND METHOD FOR USE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11202808
|
Filing Dt:
|
08/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
|
Title:
|
REDUCED POWER REGISTERED MEMORY MODULE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11203511
|
Filing Dt:
|
08/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR GENERATING A PHASE DEPENDENT CONTROL SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11204824
|
Filing Dt:
|
08/16/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
|
Title:
|
DIGITAL PHASE MIXERS WITH ENHANCED SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11206350
|
Filing Dt:
|
08/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
THIN FLEXIBLE, RFID LABELS, AND METHOD AND APPARATUS FOR USE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
11207919
|
Filing Dt:
|
08/19/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
|
Title:
|
REDUCED DATA LINE PRE-FETCH SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11208452
|
Filing Dt:
|
08/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
|
Title:
|
APPARATUS FOR IN-SITU OPTICAL ENDPOINTING ON WEB-FORMAT PLANARIZING MACHINES IN MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11209750
|
Filing Dt:
|
08/24/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS PROVIDING CMOS IMAGER DEVICE PIXEL WITH TRANSISTOR HAVING LOWER THRESHOLD VOLTAGE THAN OTHER IMAGER DEVICE TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11210099
|
Filing Dt:
|
08/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
|
Title:
|
OUTPUT IMPEDANCE CALIBRATION CIRCUIT WITH MULTIPLE OUTPUT DRIVER MODELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11210402
|
Filing Dt:
|
08/24/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR RENDERING OR PREPARING DIGITAL OBJECTS OR PORTIONS THEREOF FOR SUBSEQUENT PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
11212328
|
Filing Dt:
|
08/26/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
MEMORY SYSTEM, METHOD AND PREDECODING CIRCUIT OPERABLE IN DIFFERENT MODES FOR SELECTIVELY ACCESSING MULTIPLE BLOCKS OF MEMORY CELLS FOR SIMULTANEOUS WRITING OR ERASURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
11212329
|
Filing Dt:
|
08/26/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
MEMORY SYSTEM, METHOD AND PREDECODING CIRCUIT OPERABLE IN DIFFERENT MODES FOR SELECTIVELY ACCESSING MULTIPLE BLOCKS OF MEMORY CELLS FOR SIMULTANEOUS WRITING OR ERASURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
11212447
|
Filing Dt:
|
08/26/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
MEMORY SYSTEM, METHOD AND PREDECODING CIRCUIT OPERABLE IN DIFFERENT MODES FOR SELECTIVELY ACCESSING MULTIPLE BLOCKS OF MEMORY CELLS FOR SIMULTANEOUS WRITING OR ERASURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11213486
|
Filing Dt:
|
08/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
|
Title:
|
MULTIPLE DEPOSITION FOR INTEGRATION OF SPACERS IN PITCH MULTIPLICATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11214544
|
Filing Dt:
|
08/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
|
Title:
|
PITCH REDUCED PATTERNS RELATIVE TO PHOTOLITHOGRAPHY FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
11215237
|
Filing Dt:
|
08/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
|
Title:
|
ASSEMBLIES AND METHODS FOR ILLUMINATING A DISPLAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11215494
|
Filing Dt:
|
08/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
CIRCUITS AND METHODS OF TEMPERATURE COMPENSATION FOR REFRESH OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11215495
|
Filing Dt:
|
08/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
CIRCUITS AND METHODS OF TEMPERATURE COMPENSATION FOR REFRESH OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11215572
|
Filing Dt:
|
08/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
MEMORY WITH ADDRESS MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
11215988
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
ACTIVE TERMINATION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11216207
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
ACTIVE TERMINATION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11216353
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
ACTIVE TERMINATION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
11216369
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
|
Title:
|
ACTIVE TERMINATION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11216489
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
|
Title:
|
PROGRAMMABLE DQS PREAMBLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11216632
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
|
Title:
|
FORMATION OF STANDARD VOLTAGE THRESHOLD AND LOW VOLTAGE THRESHOLD MOSFET DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11216672
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
ACTIVE TERMINATION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11216759
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
|
Title:
|
METHODS OF FORMING OPENINGS, AND METHODS OF FORMING CONTAINER CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11216778
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
PHASE SPLITTER USING DIGITAL DELAY LOCKED LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11216914
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
|
Title:
|
ANTI-REFLECTIVE COATING DOPED WITH CARBON FOR USE IN INTEGRATED CIRCUIT TECHNOLOGY AND METHOD OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11216953
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
SYNCHRONOUS FLASH MEMORY WITH STATUS BURST OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
11217056
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
|
Title:
|
ACTIVE TERMINATION CONTROL THROUGH MODULE REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
11217632
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
|
Title:
|
BURST COUNTER CONTROLLER AND METHOD IN A MEMORY DEVICE OPERABLE IN A 2-BIT PREFETCH MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11217775
|
Filing Dt:
|
09/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
|
Title:
|
METHODS OF FORMING TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
11217921
|
Filing Dt:
|
09/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
ADJUSTABLE TIMING CIRCUIT OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11217949
|
Filing Dt:
|
09/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
|
Title:
|
ATOMIC LAYER DEPOSITION SYSTEMS AND METHODS INCLUDING SILICON-CONTAINING TANTALUM PRECURSOR COMPOUNDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11218170
|
Filing Dt:
|
08/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
METHOD AND CIRCUIT FOR ADJUSTING THE TIMING OF OUTPUT DATA BASED ON THE CURRENT AND FUTURE STATES OF THE OUTPUT DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11218996
|
Filing Dt:
|
09/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
|
Title:
|
CAPACITOR LAYOUT ORIENTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11218997
|
Filing Dt:
|
09/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR CONVERTING PARALLEL DATA TO SERIAL DATA IN HIGH SPEED APPLICATIONS
|
|
