USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	024588/0146			Pages:	19
		Recorded:	06/24/2010
Conveyance:	CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR ON THE NOTICE OF RECORDATION PREVIOUSLY RECORDED ON REEL 024474 FRAME 0569. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECT ASSIGNOR IS TERIDIAN SEMICONDUCTOR HOLDINGS CORPORATION.

Total properties: 27

Patent #:	5093847	Issue Dt:	03/03/1992	Application #:	07633477	Filing Dt:	12/21/1990
Title:	ADAPTIVE PHASE LOCK LOOP

Patent #:	5189664	Issue Dt:	02/23/1993	Application #:	07657535	Filing Dt:	02/19/1991
Title:	LISTENER ECHO CANCELLATION

Patent #:	5214641	Issue Dt:	05/25/1993	Application #:	07758347	Filing Dt:	09/09/1991
Title:	MIXED ANALOG DIGITAL SECONDARY CHANNEL FSK MODEM

Patent #:	5168179	Issue Dt:	12/01/1992	Application #:	07769338	Filing Dt:	10/01/1991
Title:	BALANCED MODULATOR FOR AUTO ZERO NETWORKS

Patent #:	5345118	Issue Dt:	09/06/1994	Application #:	07873948	Filing Dt:	04/23/1992
Title:	PRECISION MOS RESISTOR

Patent #:	5500894	Issue Dt:	03/19/1996	Application #:	08161740	Filing Dt:	12/03/1993
Title:	TELEPHONE LINE INTERFACE WITH AC AND DC TRANSCONDUCTANCE LOOPS

Patent #:	5654984	Issue Dt:	08/05/1997	Application #:	08161741	Filing Dt:	12/03/1993
Title:	SIGNAL MODULATION ACROSS CAPACITORS

Patent #:	5533053	Issue Dt:	07/02/1996	Application #:	08243563	Filing Dt:	05/16/1994
Title:	LOW FREQUENCY COMMON MODE REJECTION IN A CLOCK CIRCUIT

Patent #:	5561660	Issue Dt:	10/01/1996	Application #:	08416614	Filing Dt:	04/05/1995
Title:	OFFSET AND PHASE CORRECTION FOR DELTA-SIGMA MODULATORS

Patent #:	5726650	Issue Dt:	03/10/1998	Application #:	08479613	Filing Dt:	06/07/1995
Title:	ADAPTIVE MANCHESTER DECODING WITH ADJUSTABLE DELAY AND POWER SAVING MODE

Patent #:	5602912	Issue Dt:	02/11/1997	Application #:	08591209	Filing Dt:	01/17/1996
Title:	TELEPHONE HYBRID CIRCUIT

Patent #:	6795450	Issue Dt:	09/21/2004	Application #:	09676040	Filing Dt:	09/28/2000
Title:	METHOD AND APPARATUS FOR SUPPORTING PHYSICAL LAYER LINK-SUSPEND OPERATION BETWEEN NETWORK NODES

Patent #:	7009603	Issue Dt:	03/07/2006	Application #:	10259234	Filing Dt:	09/27/2002
Publication #:	US20040061672	Pub Dt:	04/01/2004
Title:	METHOD AND APPARATUS FOR DRIVING LIGHT EMITTING POLYMER DISPLAYS

Patent #:	7292597	Issue Dt:	11/06/2007	Application #:	10263365	Filing Dt:	10/02/2002
Publication #:	US20030165152	Pub Dt:	09/04/2003
Title:	METHOD AND APPARATUS FOR TRANSPARENT IMPLEMENTATION OF LINK-SUSPEND CAPABILITIES IN NETWORK DEVICES

Patent #:	7327754	Issue Dt:	02/05/2008	Application #:	10263461	Filing Dt:	10/02/2002
Publication #:	US20030165142	Pub Dt:	09/04/2003
Title:	Apparatus and method for freezing the states of a receiver during silent line state operation of a network device

Patent #:	7317691	Issue Dt:	01/08/2008	Application #:	10263464	Filing Dt:	10/02/2002
Publication #:	US20030161348	Pub Dt:	08/28/2003
Title:	METHOD FOR INITIALIZING A LINK SUSPEND DEVICE FOR OPTIMUM RECEIVE RECOVERY

Patent #:	7317732	Issue Dt:	01/08/2008	Application #:	10263465	Filing Dt:	10/02/2002
Publication #:	US20030206564	Pub Dt:	11/06/2003
Title:	METHOD AND APPARATUS FOR HANDLING LINK SUSPEND PULSE AND SILENT LINE STATE TRANSITIONS OF A NETWORK DEVICE

Patent #:	6943714	Issue Dt:	09/13/2005	Application #:	10637969	Filing Dt:	08/07/2003
Publication #:	US20040032357	Pub Dt:	02/19/2004
Title:	METHOD AND APPARATUS OF OBTAINING POWER COMPUTATION PARAMETERS

Patent #:	7158573	Issue Dt:	01/02/2007	Application #:	10857469	Filing Dt:	05/28/2004
Publication #:	US20040239487	Pub Dt:	12/02/2004
Title:	METHOD AND APPARATUS FOR FULL DUPLEX SIGNALING ACROSS A TRANSFORMER

Patent #:	7102556	Issue Dt:	09/05/2006	Application #:	11084713	Filing Dt:	03/18/2005
Publication #:	US20050225469	Pub Dt:	10/13/2005
Title:	METHOD AND APPARATUS FOR OBTAINING POWER COMPUTATION PARAMETERS

Patent #:	7408996	Issue Dt:	08/05/2008	Application #:	11476923	Filing Dt:	06/27/2006
Publication #:	US20070009052	Pub Dt:	01/11/2007
Title:	METHOD AND APPARATUS FOR SYNCHRONIZATION OF DATA IN A TRANSFORMER CIRCUIT

Patent #:	7724831	Issue Dt:	05/25/2010	Application #:	11477129	Filing Dt:	06/27/2006
Publication #:	US20070014371	Pub Dt:	01/18/2007
Title:	METHOD AND APPARATUS FOR DETECTION OF LOAD IMPEDANCE MODULATION IN A TRANSFORMER CIRCUIT

Patent #:	7733965	Issue Dt:	06/08/2010	Application #:	11477130	Filing Dt:	06/27/2006
Publication #:	US20070014372	Pub Dt:	01/18/2007
Title:	ENCODING METHOD AND APPARATUS FOR A DUAL MODE SUPER SOURCE FOLLOWER CIRCUIT

Patent #:	7839938	Issue Dt:	11/23/2010	Application #:	11477136	Filing Dt:	06/27/2006
Publication #:	US20070014373	Pub Dt:	01/18/2007
Title:	METHOD AND APPARATUS FOR CANCELLATION OF MAGNETIZING INDUCTANCE CURRENT IN A TRANSFORMER CIRCUIT

Patent #:	7936830	Issue Dt:	05/03/2011	Application #:	11480269	Filing Dt:	06/29/2006
Publication #:	US20070014374	Pub Dt:	01/18/2007
Title:	ACTIVE RECTIFIER WITH LOAD IMPEDANCE SWITCHING

Assignor

Exec Dt:

04/09/2010

Assignee

120 SAN GABRIEL DRIVE

SUNNYVALE, CALIFORNIA 94086

Correspondence name and address
	HARNESS, DICKEY & PIERCE, P.L.C.
	P.O. BOX 828
	BLOOMFIELD HILLS, MI 48303

Search Results as of: 05/21/2024 07:57 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6