skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:025423/0186   Pages: 13
Recorded: 11/25/2010
Attorney Dkt #:SAMSUNG SETTLEMENT
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 20
1
Patent #:
Issue Dt:
11/10/1998
Application #:
08615064
Filing Dt:
03/13/1996
Title:
NONVOLATILE MEMORY DEVICE HAVING AN IMPROVED INTEGRATION AND REDUCED CONTACT FAILURE
2
Patent #:
Issue Dt:
07/03/2001
Application #:
09324919
Filing Dt:
06/03/1999
Title:
TRENCH ISOLATION METHOD
3
Patent #:
Issue Dt:
06/17/2003
Application #:
09357126
Filing Dt:
07/20/1999
Title:
TUNGSTEN LAYER FORMATION METHOD FOR SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE USING THE SAME
4
Patent #:
Issue Dt:
06/11/2002
Application #:
09609927
Filing Dt:
07/05/2000
Title:
Tungsten layer formation method for semiconductor device and semiconductor device using the same
5
Patent #:
Issue Dt:
11/19/2002
Application #:
09726998
Filing Dt:
11/30/2000
Publication #:
Pub Dt:
01/24/2002
Title:
INTERFACE CIRCUIT FOR USING IN HIGH-SPEED SEMICONDUCTOR DEVICE AND INTERFACING METHOD
6
Patent #:
Issue Dt:
07/23/2002
Application #:
09814414
Filing Dt:
03/21/2001
Publication #:
Pub Dt:
09/27/2001
Title:
SENSE AMPLIFIER CIRCUIT FOR USE IN A SEMICONDUCTOR MEMORY DEVICE
7
Patent #:
Issue Dt:
01/15/2008
Application #:
09842049
Filing Dt:
04/26/2001
Publication #:
Pub Dt:
08/23/2001
Title:
TRENCH ISOLATION METHOD WITH AN EPITAXIALLY GROWN CAPPING LAYER
8
Patent #:
Issue Dt:
04/15/2003
Application #:
09993817
Filing Dt:
11/14/2001
Publication #:
Pub Dt:
11/28/2002
Title:
REFERENCE VOLTAGE GENERATOR TOLERANT TO TEMPERATURE VARIATIONS
9
Patent #:
Issue Dt:
10/05/2004
Application #:
10131473
Filing Dt:
04/25/2002
Publication #:
Pub Dt:
03/13/2003
Title:
METHOD OF FORMING A METAL OXIDE FILM
10
Patent #:
Issue Dt:
04/26/2005
Application #:
10160646
Filing Dt:
05/31/2002
Publication #:
Pub Dt:
12/05/2002
Title:
METHODS OF FORMING IINTEGRATED CIRCUIT DEVICES HAVING A METAL-INSULATOR-METAL (MIM) CAPACITOR
11
Patent #:
Issue Dt:
08/08/2006
Application #:
10848913
Filing Dt:
05/18/2004
Publication #:
Pub Dt:
03/03/2005
Title:
DATA DRIVING CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE HAVING THE SAME
12
Patent #:
Issue Dt:
09/12/2006
Application #:
10859815
Filing Dt:
06/03/2004
Publication #:
Pub Dt:
12/09/2004
Title:
CLEANING SOLUTION AND CLEANING METHOD OF A SEMICONDUCTOR DEVICE
13
Patent #:
Issue Dt:
05/15/2007
Application #:
10888838
Filing Dt:
07/12/2004
Publication #:
Pub Dt:
12/23/2004
Title:
METHOD OF FORMING A METAL OXIDE FILM
14
Patent #:
Issue Dt:
07/25/2006
Application #:
10991042
Filing Dt:
11/16/2004
Publication #:
Pub Dt:
05/26/2005
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE HAVING SENSE AMPLIFIER WITH INCREASED SPEED
15
Patent #:
Issue Dt:
02/19/2008
Application #:
11020277
Filing Dt:
12/27/2004
Publication #:
Pub Dt:
06/30/2005
Title:
METHOD OF FORMING AN INTERCONNECTION LINE IN A SEMICONDUCTOR DEVICE
16
Patent #:
Issue Dt:
05/29/2007
Application #:
11166620
Filing Dt:
06/24/2005
Publication #:
Pub Dt:
05/18/2006
Title:
CIRCUIT AND METHOD FOR GENERATING WORDLINE VOLTAGE IN NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
17
Patent #:
Issue Dt:
05/15/2007
Application #:
11502011
Filing Dt:
08/10/2006
Publication #:
Pub Dt:
11/30/2006
Title:
CLEANING SOLUTION AND CLEANING METHOD OF A SEMICONDUCTOR DEVICE
18
Patent #:
Issue Dt:
04/01/2008
Application #:
11580937
Filing Dt:
10/16/2006
Publication #:
Pub Dt:
04/26/2007
Title:
ETCHING SOLUTION FOR SILICON OXIDE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE USING THE SAME
19
Patent #:
Issue Dt:
07/21/2009
Application #:
11736260
Filing Dt:
04/17/2007
Publication #:
Pub Dt:
08/09/2007
Title:
CLEANING SOLUTION AND CLEANING METHOD OF A SEMICONDUCTOR DEVICE
20
Patent #:
Issue Dt:
08/24/2010
Application #:
12270286
Filing Dt:
11/13/2008
Publication #:
Pub Dt:
03/19/2009
Title:
SEMICONDUCTOR DEVICES HAVING A CONTACT PLUG AND FABRICATION METHODS THEREOF
Assignor
1
Exec Dt:
10/26/2010
Assignee
1
11 HINES ROAD
SUITE 203
OTTAWA, CANADA K2K 2X1
Correspondence name and address
MOSAID TECHNOLOGIES INCORPORATED
11 HINES ROAD
SUITE 203
OTTAWA, K2K 2X1 CANADA

Search Results as of: 05/21/2024 04:19 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT