skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:025723/0127   Pages: 11
Recorded: 01/31/2011
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 22
1
Patent #:
Issue Dt:
12/25/1990
Application #:
07459998
Filing Dt:
01/04/1990
Title:
ELECTROSTATIC CAPACITY DEVICE IN SEMICONDUCTOR MEMORY DEVICE, AND APPARATUS FOR AND METHOD OF DRIVING SENSE AMPLIFIER USING ELECTROSTATIC CAPACITY DEVICE
2
Patent #:
Issue Dt:
01/16/1996
Application #:
08099623
Filing Dt:
07/30/1993
Title:
MOTOR CONTROL CIRCUIT FOR A WIRE BONDING APPARATUS
3
Patent #:
Issue Dt:
11/25/1997
Application #:
08458775
Filing Dt:
06/02/1995
Title:
PULSE GENERATING CIRCUIT AND A SEMICONDUCTOR MEMORY DEVICE PROVIDED WITH THE SAME
4
Patent #:
Issue Dt:
10/06/1998
Application #:
08767496
Filing Dt:
12/16/1996
Title:
OPERATION MODE SETTING CIRCUIT IN SEMICONDUCTOR DEVICE
5
Patent #:
Issue Dt:
03/10/1998
Application #:
08779829
Filing Dt:
01/07/1997
Title:
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE PERFORMING INPUT/OUTPUT OF DATA IN A CYCLE SHORTER THAN AN EXTERNAL CLOCK SIGNAL CYCLE
6
Patent #:
Issue Dt:
05/12/1998
Application #:
08788803
Filing Dt:
01/23/1997
Title:
A SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE HAVING INTERNAL OPERATION TIMINGS DETERMINED BY COUNT VALUES OF AN INTERNAL COUNTER
7
Patent #:
Issue Dt:
02/05/2002
Application #:
08798950
Filing Dt:
02/11/1997
Publication #:
Pub Dt:
11/22/2001
Title:
MEMORY SYSTEM CAPABLE OF SUPPORTING DIFFERENT MEMORY DEVICES AND A MEMORY DEVICE USED THEREFOR
8
Patent #:
Issue Dt:
05/18/1999
Application #:
09058987
Filing Dt:
04/13/1998
Title:
SYNCHRONOUS SEMICONDUCTOR DEVICE HAVING CIRCUITRY CAPABLE OF SURELY RESETTING TEST MODE
9
Patent #:
Issue Dt:
04/11/2000
Application #:
09122762
Filing Dt:
07/27/1998
Title:
CLOCK SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE CAPABLE OF PREVENTING OUTPUTTING OF INVALID DATA
10
Patent #:
Issue Dt:
10/30/2001
Application #:
09131346
Filing Dt:
08/07/1998
Title:
MULTI-BANK SEMICONDUCTOR MEMORY DEVICE SUITABLE FOR INTEGRATION WITH LOGIC
11
Patent #:
Issue Dt:
11/23/1999
Application #:
09143253
Filing Dt:
08/28/1998
Title:
CLOCK SYNCHRONOUS MEMORY EMBEDDED SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
12
Patent #:
Issue Dt:
10/09/2001
Application #:
09226064
Filing Dt:
01/06/1999
Title:
SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE PERMITTING REDUCTION IN RATIO OF AREA OCCUPIED BY CONTROL CIRCUIT IN CHIP AREA
13
Patent #:
Issue Dt:
01/08/2002
Application #:
09272194
Filing Dt:
03/18/1999
Title:
OPERABLE SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE SWITCHING BETWEEN SINGLE DATA RATE MODE AND DOUBLE DATA RATE MODE
14
Patent #:
Issue Dt:
12/18/2001
Application #:
09489474
Filing Dt:
01/21/2000
Publication #:
Pub Dt:
01/03/2002
Title:
Semiconductor device including voltage down converter allowing tuning in short period of time and reduction of chip area
15
Patent #:
Issue Dt:
03/19/2002
Application #:
09759319
Filing Dt:
01/16/2001
Title:
Semiconductor memory device that can access two regions alternately at high speed
16
Patent #:
Issue Dt:
07/02/2002
Application #:
09876078
Filing Dt:
06/08/2001
Publication #:
Pub Dt:
03/07/2002
Title:
SEMICONDUCTOR DEVICE CAPABLE OF GENERATING INTERNAL VOLTAGE EFFECTIVELY
17
Patent #:
Issue Dt:
05/27/2003
Application #:
09973886
Filing Dt:
10/11/2001
Publication #:
Pub Dt:
10/31/2002
Title:
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF ADJUSTING PHASE OF OUTPUT DATA AND MEMORY SYSTEM USING THE SAME
18
Patent #:
Issue Dt:
09/17/2002
Application #:
09981811
Filing Dt:
10/19/2001
Title:
SEMICONDUCTOR MEMORY DEVICE ALLOWING SIMULTANEOUS INPUTTING OF N DATA SIGNALS
19
Patent #:
Issue Dt:
02/04/2003
Application #:
09986973
Filing Dt:
11/13/2001
Publication #:
Pub Dt:
05/30/2002
Title:
SEMICONDUCTOR DEVICE INCLUDING INTERNAL POTENTIAL GENERATING CIRCUIT ALLOWING TUNING IN SHORT PERIOD OF TIME AND REDUCTION OF CHIP AREA
20
Patent #:
Issue Dt:
02/18/2003
Application #:
10025857
Filing Dt:
12/26/2001
Publication #:
Pub Dt:
05/30/2002
Title:
OPERABLE SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE SWITCHING BETWEEN SINGLE DATA RATE MODE AND DOUBLE DATA RATE MODE
21
Patent #:
Issue Dt:
07/20/2004
Application #:
10209901
Filing Dt:
08/02/2002
Publication #:
Pub Dt:
05/01/2003
Title:
REFRESH CONTROL CIRCUITRY FOR REFRESHING STORAGE DATA
22
Patent #:
Issue Dt:
04/20/2004
Application #:
10339288
Filing Dt:
01/10/2003
Publication #:
Pub Dt:
06/05/2003
Title:
OPERABLE SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE SWITCHING BETWEEN SINGLE DATA RATE MODE AND DOUBLE DATA RATE MODE
Assignor
1
Exec Dt:
11/11/2010
Assignee
1
6136 FRISCO SQUARE BLVD, SUITE 385
FRISCO, TEXAS 75034
Correspondence name and address
CHERYL WILLEFORD
500 NEWPORT CENTER DRIVE, 7TH FLOOR
NEWPORT BEACH, CA 92660

Search Results as of: 05/16/2024 03:58 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT