Total properties:
497
Page
1
of
5
Pages:
1 2 3 4 5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/1994
|
Application #:
|
07742442
|
Filing Dt:
|
08/05/1991
|
|
Title:
|
APPARATUS FOR TRANSFORMING ADDRESSES TO PROVIDE PSEUDO-RANDOM ACESS TO MEMORY MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
07849887
|
Filing Dt:
|
03/12/1992
|
|
Title:
|
SYSTEM FOR ACHIEVING ATOMIC NON-SEQUENTIAL MULTI-WORD OPERATIONS IN SHARED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1993
|
Application #:
|
07852509
|
Filing Dt:
|
03/17/1992
|
|
Title:
|
TARGETED RESETS IN A DATA PROCESSOR INCLUDING A TRACE MEMORY TO STORE TRANSACTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/1994
|
Application #:
|
07855453
|
Filing Dt:
|
03/19/1992
|
|
Title:
|
SINE WAVE CLOCK DISTRIBUTION WITH HIGH VOLTAGE OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1992
|
Application #:
|
07861276
|
Filing Dt:
|
03/31/1992
|
|
Title:
|
HIGH-DENSITY DOUBLE-SIDED MULTI-STRING MEMORY MODULE WITH RESISTOR FOR INSERTION DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/1994
|
Application #:
|
07874322
|
Filing Dt:
|
04/24/1992
|
|
Title:
|
SELF-COMPENSATING VOLTAGE LEVEL SHIFTING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1994
|
Application #:
|
07894398
|
Filing Dt:
|
06/05/1992
|
|
Title:
|
DIELECTRIC FILMS FOR USE IN MAGNETORESISTIVE TRANSDUCERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
07969933
|
Filing Dt:
|
10/30/1992
|
|
Title:
|
TIMING VERIFICATION USING SYNCHRONIZERS AND TIMING CONSTRAINTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08012484
|
Filing Dt:
|
02/01/1993
|
|
Title:
|
ADAPTER FOR INTERCONNECTING SINGLE-ENDED AND DIFFERENTIAL SCSI BUSES TO PREVENT `BUSY' OR `WIRED-OR' GLITCHES FROM BEING PASSED FROM ONE BUS TO THE OTHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08019574
|
Filing Dt:
|
02/18/1993
|
|
Title:
|
USING PRE-ANALYSIS AND A 2-STATE OPTIMISTIC MODEL TO REDUCE COMPUTATION IN TRANSISTOR CIRCUIT STIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08025605
|
Filing Dt:
|
03/03/1993
|
|
Title:
|
TOPOLOGY INDEPENDENT SYSTEM FOR STATE ELEMENT CONVERSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08031775
|
Filing Dt:
|
03/15/1993
|
|
Title:
|
COMPUTER-AIDED METHOD OF DESIGNING A CARRY-LOOKAHEAD ADDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1994
|
Application #:
|
08087556
|
Filing Dt:
|
07/02/1993
|
|
Title:
|
MULTIPLE FREQUENCY OUTPUT CLOCK GENERATOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/1995
|
Application #:
|
08088562
|
Filing Dt:
|
07/06/1993
|
|
Title:
|
METHOD OF STATE DETERMINATION IN LOCK-STEPPED PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08089006
|
Filing Dt:
|
07/09/1993
|
|
Title:
|
METHOD OF DIVIDING A PIPELINED STAGE INTO TWO TWO STAGES IN A COMPUTER-AIDED DESIGN SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1994
|
Application #:
|
08124328
|
Filing Dt:
|
09/20/1993
|
|
Title:
|
ELECTROSTATICALLY SHIELDED FIELD EMISSION MICROELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08135086
|
Filing Dt:
|
10/12/1993
|
|
Title:
|
SINE WAVE CLOCK DISTRIBUTION WITH HIGH VOLTAGE OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1994
|
Application #:
|
08141427
|
Filing Dt:
|
10/22/1993
|
|
Title:
|
APPARATUS AND METHOD FOR ENSURING THAT LOCK REQUESTS ARE SERVICED IN A MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1995
|
Application #:
|
08146254
|
Filing Dt:
|
11/02/1993
|
|
Title:
|
LOGIC OUTPUT CIRCUIT WITH HIGH TRANSIENT PULL-UP CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1995
|
Application #:
|
08157641
|
Filing Dt:
|
11/24/1993
|
|
Title:
|
CONNECTOR INSTALLATION GO/NO-GO TEST FIXTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08167663
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
SCALABLE PARALLEL PROCESSING SYSTEMS WHEREIN EACH HYPERNODE HAS PLURAL PROCESSING MODULES INTERCONNECTED BY CROSSBAR AND EACH PROCESSING MODULE HAS SCI CIRCUITRY FOR FORMING MULTI-DIMENSIONAL NETWORK WITH OTHER HYPERNODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08168531
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
PARALLEL PROCESSING COMPUTER SYSTEM INTERCONNECTING UTILIZING UNIDIRECTIONAL COMMUNICATION LINKS WITH SEPARATE REQUEST AND RESPONSE LINES FOR DIRECT COMMUNICATION OR USING A CROSSBAR SWITCHING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08194899
|
Filing Dt:
|
02/14/1994
|
|
Title:
|
PREDECODING AND STEERING MECHANISM FOR INSTRUCTIONS IN A SUPERSCALAR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/1995
|
Application #:
|
08218076
|
Filing Dt:
|
03/25/1994
|
|
Title:
|
LAND GRID ARRAY PACKAGE/CIRCUIT BOARD ASSEMBLIES AND METHODS FOR CONSTUCTING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08218877
|
Filing Dt:
|
03/28/1994
|
|
Title:
|
HIGH POWERED DIE WITH BUS BARS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08227935
|
Filing Dt:
|
04/15/1994
|
|
Title:
|
LOW POWER DIODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/1995
|
Application #:
|
08229861
|
Filing Dt:
|
04/19/1994
|
|
Title:
|
NCMOS - A HIGH PERFORMANCE LOGIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08243364
|
Filing Dt:
|
05/16/1994
|
|
Title:
|
A METHOD AND A COMPUTER SYSTM FOR ALLOCATING AND MAPPING FRAME BUFFERS INTO EXPANDED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08261571
|
Filing Dt:
|
06/17/1994
|
|
Title:
|
APPARATUS FOR INCREASING SCSI BUS LENGTH BY INCREASING THE SIGNAL PROPOGATION VELOCITY OF ONLY TWO BUS SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08262083
|
Filing Dt:
|
06/17/1994
|
|
Title:
|
APPARATUS FOR INCREASING SCSI BUS LENGTH THROUGH SPECIAL TRANSMISSION OF ONLY TWO BUS SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08268370
|
Filing Dt:
|
06/30/1994
|
|
Title:
|
INTERCONNECT TESTING USING NON-COMPATIBLE SCAN ARCHITECTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/1995
|
Application #:
|
08289823
|
Filing Dt:
|
10/03/1994
|
|
Title:
|
MULTIPLE FREQUENCY OUTPUT CLOCK GENERATOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08327072
|
Filing Dt:
|
10/21/1994
|
|
Title:
|
MOUNTING OF TOROIDAL INDUCTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08331780
|
Filing Dt:
|
10/31/1994
|
|
Title:
|
LOW DELAY MEANS OF COMMUNICATING BETWEEN SYSTEMS ON DIFFERENT CLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1997
|
Application #:
|
08345271
|
Filing Dt:
|
11/28/1994
|
|
Title:
|
METHOD FOR CONTROL OF RANDOM TEST VECTOR GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
08355104
|
Filing Dt:
|
12/13/1994
|
|
Title:
|
METHOD AND APPARATUS FOR COMPARING REAL TIME OPERATION OF OBJECT CODE COMPATIBLE PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08361874
|
Filing Dt:
|
12/22/1994
|
|
Title:
|
SYSTEM FOR EXCEPTION RECOVERY USING A CONDITIONAL SUBSTITUTION INSTRUCTION WHICH INSERTS A REPLACEMENT RESULT IN THE DESTINATION OF THE EXCEPTING INSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1995
|
Application #:
|
08386610
|
Filing Dt:
|
02/10/1995
|
|
Title:
|
COMMON AGENT COMPUTER MANAGEMENT SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08425683
|
Filing Dt:
|
04/18/1995
|
|
Title:
|
DYNAMIC MICROBRANCHING WITH PROGRAMMABLE HOLD ON CONDITION, TO PROGRAMMABLE DYNAMIC MICROBRANCHING DELAY MINIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08431252
|
Filing Dt:
|
04/28/1995
|
|
Title:
|
INVERTING AMPLIFIER HAVING A LOW NOISE BIASING NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08440638
|
Filing Dt:
|
05/15/1995
|
|
Title:
|
METHOD AND APPARTUS FOR EMULATING A PERIPHERAL DEVICE TO ALLOW DEVICE DRIVER DEVELOPMENT BEFORE AVAILABILITY OF THE PERIPHERAL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/1996
|
Application #:
|
08442851
|
Filing Dt:
|
05/17/1995
|
|
Title:
|
MULTIPLE FREQUENCY OUTPUT CLOCK GENERATOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1996
|
Application #:
|
08449450
|
Filing Dt:
|
05/24/1995
|
|
Title:
|
TERMINATION FOR HIGH FREQUENCY CLOCK DISTRIBUTION PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/1997
|
Application #:
|
08482157
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
END-OF-TRAVEL DETECTION SENSOR AND METHOD OF CALIBRATING CONFINED POINTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08490439
|
Filing Dt:
|
06/12/1995
|
|
Title:
|
STATIC TIMING VERIFICATION IN THE PRESENCE OF LOGICALLY FALSE PATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
08505810
|
Filing Dt:
|
07/21/1995
|
|
Title:
|
DECODE AND EXECUTION SYCHRONIZED PIPELINE PROCESSING USING DECODE GENERATED MEMORY READ QUEUE WITH STOP ENTRY TO ALLOW EXECUTION GENERATED MEMORY READ
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08507737
|
Filing Dt:
|
07/26/1995
|
|
Title:
|
CELL ARCHITECTURE FOR BUILT-IN SELF-TEST OF APPLICATION SPECIFIC INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08523297
|
Filing Dt:
|
09/05/1995
|
|
Title:
|
METHOD FOR TESTING AN ON-CHIP CACHE FOR REPAIR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08526255
|
Filing Dt:
|
09/11/1995
|
|
Title:
|
FAST DETERMINATION OF CARRY INPUTS FROM LOWER ORDER PRODUCT FOR RADIX- 8 ODD/EVEN MULTIPLIER ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/1997
|
Application #:
|
08526293
|
Filing Dt:
|
09/11/1995
|
|
Title:
|
APPARATUS AND METHOD FOR IMPROVING THE EFFICIENCY AND QUALITY OF FUNCTIONAL VERIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08551221
|
Filing Dt:
|
10/31/1995
|
|
Title:
|
DIGITAL SIGNAL DRIVER CIRCUIT HAVING A HIGH SLEW RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
08552517
|
Filing Dt:
|
10/06/1995
|
|
Title:
|
REGISTER AND INSTRUCTION CONTROLLER FOR SUPERSCALAR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08579038
|
Filing Dt:
|
12/19/1995
|
|
Title:
|
CONTINUOUS MOTION ELECTRICAL CIRCUIT INTERCONNECT TEST METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08599512
|
Filing Dt:
|
01/26/1996
|
|
Title:
|
LOW INDUCTANCE ELECTRICAL RESISTOR TERMINATOR PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08603968
|
Filing Dt:
|
02/20/1996
|
|
Title:
|
DMA CONTROLLER FOR MEMORY SCRUBBING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1998
|
Application #:
|
08627523
|
Filing Dt:
|
04/04/1996
|
|
Title:
|
TEST METHODOLOGY FOR EXCEEDING TESTER PIN COUNT FOR AN ASIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08631100
|
Filing Dt:
|
04/12/1996
|
|
Title:
|
CIRCUIT AND METHOD OF SENSING SMALL VOLTAGE CHANGES ON HIGHLY CAPACITIVELY LOADED ELECTRONIC SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/1997
|
Application #:
|
08635250
|
Filing Dt:
|
04/12/1996
|
|
Title:
|
FAST, LOW POWER, DIFFERENTIAL SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08641466
|
Filing Dt:
|
05/01/1996
|
|
Title:
|
OBJECT-ORIENTED PROGRAMMING MEMORY MANAGEMENT FRAMEWORK AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08643066
|
Filing Dt:
|
04/30/1996
|
|
Title:
|
INTEGRATED CIRCUIT DEVICE WITH FUNCTION UISAGE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08653581
|
Filing Dt:
|
05/24/1996
|
|
Title:
|
METHOD OF CHECKING FOR RACES IN A DIGITAL DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08658011
|
Filing Dt:
|
06/04/1996
|
|
Title:
|
ARCHITECTURE FOR SYSTEM-WIDE STANDARDIZED INTRA-MODULE AND INTER-MODULE FAULT TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08658911
|
Filing Dt:
|
05/31/1996
|
|
Title:
|
FREQUENCY INDEPENDENT SCAN CHAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08675300
|
Filing Dt:
|
07/01/1996
|
|
Title:
|
FLYBACK CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08695266
|
Filing Dt:
|
08/09/1996
|
|
Title:
|
PARALLEL PROCESSING COMPUTER SYSTEM HAVING SHARED COHERENT MEMORY AND INTERCONNECTIONS UTILIZING SEPARATE UNIDIRECTIONAL REQUEST AND RESPONSE LINES FOR DIRECT COMMUNICATION OR USING CROSSBAR SWITCHING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08699921
|
Filing Dt:
|
08/20/1996
|
|
Title:
|
METHOD AND APPARATUS FOR DISTRIBUTING INTERRUPTS IN A SYMMETRIC MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08704218
|
Filing Dt:
|
08/23/1996
|
|
Title:
|
ARRAY PADDING FOR HIGHER MEMORY THROUGHPUT IN THE PRESENCE OF DIRTY MISSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08707936
|
Filing Dt:
|
09/10/1996
|
|
Title:
|
CIRCUITRY FOR PROVIDING EXTERNAL ACCESS TO SIGNALS THAT ARE INTERNAL TO AN INTEGRATED CIRCUIT CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08720330
|
Filing Dt:
|
09/27/1996
|
|
Title:
|
METHOD AND SYSTEM FOR MAINTAINING STRONG ORDERING IN A COHERENT MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08720604
|
Filing Dt:
|
10/01/1996
|
|
Title:
|
SPECULATIVE EXECUTION OF TEST PATTERNS IN A RANDOM TEST GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08728394
|
Filing Dt:
|
10/09/1996
|
|
Title:
|
HEAT CONDUCTIVE SUBSTRATE MOUNTED IN PC BOARD HOLE FOR TRANSFERRING HEAT FROM IC TO HEAT SINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08731632
|
Filing Dt:
|
10/15/1996
|
|
Title:
|
PARALLEL MAGNITUDE COMPARISON USING MANCHESTER CARRY CHAINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08734003
|
Filing Dt:
|
10/18/1996
|
|
Title:
|
FORMING LINKED LISTS USING CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08741643
|
Filing Dt:
|
10/28/1996
|
|
Title:
|
METHOD AND APPARATUS FOR SENSING AND CHANGING THE STATE OF A COMPUTER BEFORE CONNECTING THE COMPUTER TO OR DISCONNECTING THE COMPUTER FROM AN EXPANSION UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08748760
|
Filing Dt:
|
11/14/1996
|
|
Title:
|
DEBUG SYSTEM WITH HARDWARE BREAKPOINT TRAP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08753454
|
Filing Dt:
|
11/25/1996
|
|
Title:
|
METHOD FOR PROCESSING INFORMATION IN A MICROPROCESSOR TO FACILITATE DEBUG AND PERFORMANCE MONITORING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08756594
|
Filing Dt:
|
11/27/1996
|
|
Title:
|
CROSS-TRIGGERING CPUS FOR ENHANCED TEST OPERATIONS IN A MULTI-CPU COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08759585
|
Filing Dt:
|
12/05/1996
|
|
Title:
|
METHOD OF PRODUCING CACHE OPTIMIZED CODE FROM A CIRCUIT COMPILER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08760550
|
Filing Dt:
|
12/05/1996
|
|
Title:
|
METHOD OF REDUCING BOOLEAN COMPLEMENTS IN CODE GENERATED BY A CIRCUIT COMPILER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08760744
|
Filing Dt:
|
12/05/1996
|
|
Title:
|
METHOD OF PRODUCING SIMPLIFIED CODE FROM A CIRCUIT COMPILER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08761116
|
Filing Dt:
|
12/05/1996
|
|
Title:
|
INTERPROCESSOR MESSAGING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08761737
|
Filing Dt:
|
12/05/1996
|
|
Title:
|
METHOD OF EFFICIENTLY MODELING TRI-STATE GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08771994
|
Filing Dt:
|
12/23/1996
|
|
Title:
|
METHOD FOR SIMPLIFIED AND COMPACT COMPONENT ADDITION TO A PRINTED CIRCUIT BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08775558
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
VARIABLE-FREQUENCY CONVERTER WITH CONSTANT PROGRAMMED DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08777848
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
VARIABLE-INPUT-VOLTAGE CONVERTER WITH DELAY PROPORTIONAL TO V IN/ V OUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08782964
|
Filing Dt:
|
01/13/1997
|
|
Title:
|
COMPUTER-SYSTEM PROCESSOR-TO-MEMORY-BUS INTERFACE HAVING REPEATING- TEST-EVENT GENERATION HARDWARE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08783918
|
Filing Dt:
|
01/17/1997
|
|
Title:
|
METHOD AND APPARATUS FOR MAINTAINING DUPLICATE CACHE TAGS WITH SELECTABLE WIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08785371
|
Filing Dt:
|
01/17/1997
|
|
Title:
|
METHOD AND APPARATUS FOR DUPLICATING TAG SYSTEMS TO MAINTAIN ADDRESSES OF CPU DATA STORED IN WRITE BUFFERS EXTERNAL TO A CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08787452
|
Filing Dt:
|
01/22/1997
|
|
Title:
|
FAULT ISOLATION USING PSEUDO-RANDOM SCAN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08790030
|
Filing Dt:
|
01/28/1997
|
|
Title:
|
METHOD AND APPARATUS FOR NODE PRUNING A MULTI-PROCESSOR SYSTEM FOR MAXIMAL, FULL CONNECTION DURING RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
08792077
|
Filing Dt:
|
01/31/1997
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2001
| | | | |
|
Title:
|
WRITE PURGE PARTIAL IN SCI BASED SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08792329
|
Filing Dt:
|
01/31/1997
|
|
Title:
|
METHOD AND SYSTEM FOR CONTROLLING QUEUE DELETIONS IN WHICH POINTER CORRESPONDING TO ITEM TO BE DELETED IS MOVED BACK AND POINTERS FOR ITEMS AFTER DELETED ITEM ARE SHIFTED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08795159
|
Filing Dt:
|
02/07/1997
|
|
Title:
|
METHOD FOR FABRICATING A HIGH PERFORMANCE VERTICAL BIPOLAR NPN OR PNP TRANSISTOR HAVING LOW BASE RESISTANCE IN A STANDARD CMOS PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
08797674
|
Filing Dt:
|
01/31/1997
|
|
Title:
|
USING LOCAL STORAGE TO HANDLE MULTIPLE OUTSTANDING REQUESTS IN A SCI SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08818757
|
Filing Dt:
|
03/14/1997
|
|
Title:
|
METHOD FOR ERROR RECOVERY SPINLOCK IN ASYMMETRICALLY ACCESSED MULTIPROCESSOR SHARED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1998
|
Application #:
|
08833310
|
Filing Dt:
|
04/04/1997
|
|
Title:
|
FAST DETERMINATION OF FLOATING POINT STICKY BIT FROM INPUT OPERANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08837422
|
Filing Dt:
|
04/17/1997
|
|
Title:
|
PROFILER DRIVEN DATA PREFETCHING OPTIMIZATION WHERE CODE GENERATION NOT PERFORMED FOR LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08841187
|
Filing Dt:
|
04/29/1997
|
|
Title:
|
SDRAM DATA ALLOCATION SYSTEM AND METHOD UTILIZING DUAL BANK STORAGE AND RETRIEVAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08854419
|
Filing Dt:
|
05/12/1997
|
|
Title:
|
METHOD AND APPARATUS FOR SYNCHRONOUS CIRCUIT DESIGN BY ELIMINATING UNNEEDED TIMING BEHAVIORS PRIOR TO SIMULATION RUN-TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
08863832
|
Filing Dt:
|
05/27/1997
|
|
Title:
|
MULTIPURPOSE TEST CHIP INPUT/OUTPUT CIRCUIT
|
|
