|
Total properties:
36
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1988
|
Application #:
|
06920632
|
Filing Dt:
|
10/20/1986
|
|
Title:
|
VARIABLE PITCH IC BOND PAD ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/1991
|
Application #:
|
07263748
|
Filing Dt:
|
10/28/1988
|
|
Title:
|
INTEGRATED CIRCUIT REMOTE TERMINAL STORES INTERFACE FOR COMMUNICATION BETWEEN CPU AND SERIAL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1991
|
Application #:
|
07313193
|
Filing Dt:
|
02/21/1989
|
|
Title:
|
GATE OUTPUT DRIVER USING SLEW-RATE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1993
|
Application #:
|
07363000
|
Filing Dt:
|
06/08/1989
|
|
Title:
|
TRENCH ISOLATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1992
|
Application #:
|
07526758
|
Filing Dt:
|
05/22/1990
|
|
Title:
|
RADIATION RESISTANT SRAM MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/1992
|
Application #:
|
07613333
|
Filing Dt:
|
11/14/1990
|
|
Title:
|
THIN POLYSILICON RESISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1992
|
Application #:
|
07670557
|
Filing Dt:
|
03/18/1991
|
|
Title:
|
SRAM MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1992
|
Application #:
|
07684744
|
Filing Dt:
|
04/15/1991
|
|
Title:
|
PREIMPLANTED N-CHANNEL SOI MESA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1992
|
Application #:
|
07701738
|
Filing Dt:
|
05/17/1991
|
|
Title:
|
SILICON MESA TRANSISTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1993
|
Application #:
|
07701739
|
Filing Dt:
|
05/17/1991
|
|
Title:
|
FIELD OXIDE TERMINATION AND GATE OXIDE FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1992
|
Application #:
|
07790796
|
Filing Dt:
|
11/12/1991
|
|
Title:
|
METHOD OF MAKING SOI CIRCUIT WITH BURIED CONNECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1992
|
Application #:
|
07844906
|
Filing Dt:
|
03/02/1992
|
|
Title:
|
FLOATING VOLTAGE REFERENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1993
|
Application #:
|
07950335
|
Filing Dt:
|
09/24/1992
|
|
Title:
|
FIELD OXIDE TERMINATION AND GATE OXIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08165236
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
GATE ARRAY ARCHITECTURE AND LAYOUT FOR DEEP SPACE APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08226804
|
Filing Dt:
|
04/12/1994
|
|
Title:
|
METHOD OF FABRICATING AN ISOLATION TRENCH FOR ANALOG BIPOLAR DEVICES IN HARSH ENVIRONMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/1996
|
Application #:
|
08232851
|
Filing Dt:
|
04/22/1994
|
|
Title:
|
MIL-STD-1553 INTERFACE DEVICE HAVING AUTONOMOUS OPERATION IN ALL MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08317155
|
Filing Dt:
|
10/03/1994
|
|
Title:
|
METHOD OF MAKING BIPOLAR TRANSISTOR HAVING AMORPHOUS SILICON CONTACT AS EMITTER DIFFUSION SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08385005
|
Filing Dt:
|
02/07/1995
|
|
Title:
|
METHOD OF ENHANCING THE CURRENT GAIN OF BIPOLAR JUNCTION TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08385522
|
Filing Dt:
|
02/08/1995
|
|
Title:
|
A METHOD OF MAKING A LOW VOLTACE COEFFICIENT CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08551387
|
Filing Dt:
|
11/01/1995
|
|
Title:
|
ANTIFUSE STRUCTURE AND PROCESS FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08551588
|
Filing Dt:
|
11/01/1995
|
|
Title:
|
METHOD OF MAKING AN ANTIFUSE STRUCTURE USING A METAL CAPLAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08635794
|
Filing Dt:
|
04/22/1996
|
|
Title:
|
HIGH RELIABILITY LOGIC CIRCUIT FOR A RADIATION ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08854263
|
Filing Dt:
|
05/09/1997
|
|
Title:
|
BENT LEAD REPAIR TOOL FOR ELECTRONIC COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
08970718
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY (CAM) ENGINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08990175
|
Filing Dt:
|
12/12/1997
|
|
Title:
|
METHOD OF ELIMINATING BURIED CONTACT RESISTANCE IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
08999346
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
VOLTAGE CONTROLLED RESISTANCE MODULATION FOR SINGLE EVENT UPSET IMMUNITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08999476
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
METHOD FOR MAKING RECESSED FIELD OXIDE FOR RADIATION HARDENED MICROELECTRONICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08999491
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
SOI COMBINATION BODY TIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09001130
|
Filing Dt:
|
12/30/1997
|
|
Title:
|
MULTI-LEVEL INTERCONNECT METALLIZATION TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09061624
|
Filing Dt:
|
04/16/1998
|
|
Title:
|
'ICB METHOD OF FORMING HIGH REFRACTIVE INDEX FILMS"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09072932
|
Filing Dt:
|
05/05/1998
|
|
Title:
|
RADIATION HARDENED SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09094344
|
Filing Dt:
|
06/09/1998
|
|
Title:
|
METHOD OF PROGRAMMABILITY AND AN ARCHITECTURE FOR COLD SPARING OF CMOS ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09185162
|
Filing Dt:
|
11/03/1998
|
|
Title:
|
RAISED PEDESTAL RADIATION SHIELD FOR SENSITVE ELECTRONICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09243041
|
Filing Dt:
|
02/02/1999
|
|
Title:
|
APPARATUS AND METHOD TO DETERMINE A LONGEST PREFIX MATCH IN A CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09376246
|
Filing Dt:
|
08/18/1999
|
|
Title:
|
PARAMETER ADJUSTMENT IN A MOS INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
UNAVAILABLE
|
Filing Dt:
|
|
|
Title:
|
|
|
