USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	026752/0648			Pages:	9
		Recorded:	08/15/2011
Attorney Dkt #:	TBIRD
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 14

Patent #:	5001367	Issue Dt:	03/19/1991	Application #:	07338280	Filing Dt:	04/14/1989
Title:	HIGH SPEED COMPLEMENTARY FIELD EFFECT TRANSISTOR LOGIC CIRCUITS

Patent #:	5030853	Issue Dt:	07/09/1991	Application #:	07497103	Filing Dt:	03/21/1990
Title:	HIGH SPEED LOGIC AND MEMORY FAMILY USING RING SEGMENT BUFFER

Patent #:	5247212	Issue Dt:	09/21/1993	Application #:	07648219	Filing Dt:	01/31/1991
Title:	COMPLEMENTARY LOGIC INPUT PARALLEL (CLIP) LOGIC CIRCUIT FAMILY

Patent #:	5105105	Issue Dt:	04/14/1992	Application #:	07687756	Filing Dt:	04/19/1991
Title:	HIGH SPEED LOGIC AND MEMORY FAMILY USING RING SEGMENT BUFFER

Patent #:	5304874	Issue Dt:	04/19/1994	Application #:	07708459	Filing Dt:	05/31/1991
Title:	DIFFERENTIAL LATCHING INVERTER AND RANDOM ACCESS MEMORY USING SAME

Patent #:	5305269	Issue Dt:	04/19/1994	Application #:	07742649	Filing Dt:	08/07/1991
Title:	DIFFERENTIAL LATCHING INVERTER AND RANDOM ACCESS MEMORY USING SAME

Patent #:	5388075	Issue Dt:	02/07/1995	Application #:	08201640	Filing Dt:	02/25/1994
Title:	READ AND WRITE TIMING SYSTEM FOR RANDOM ACCESS MEMORY

Patent #:	5365483	Issue Dt:	11/15/1994	Application #:	08201858	Filing Dt:	02/25/1994
Title:	RANDOM ACCESS MEMORY ARCHITECTURE INCLUDING PRIMARY AND SIGNAL BIT LINES AND COUPLING MEANS THEREFOR

Patent #:	5357480	Issue Dt:	10/18/1994	Application #:	08201982	Filing Dt:	02/25/1994
Title:	ADDRESS CHANGE DETECTING SYSTEM FOR A MEMORY

Patent #:	5424980	Issue Dt:	06/13/1995	Application #:	08202041	Filing Dt:	02/25/1994
Title:	SELF-TIMING RANDOM ACCESS MEMORY

Patent #:	5363001	Issue Dt:	11/08/1994	Application #:	08202296	Filing Dt:	02/25/1994
Title:	DATA INPUT REGISTER FOR RANDOM ACCESS MEMORY

Patent #:	5396457	Issue Dt:	03/07/1995	Application #:	08202531	Filing Dt:	02/25/1994
Title:	RANDOM ACCESS MEMORY INCLUDING OR GATE SENSING NETWORK

Patent #:	5384730	Issue Dt:	01/24/1995	Application #:	08216776	Filing Dt:	03/23/1994
Title:	COINCIDENT ACTIVATION OF PASS TRANSISTORS IN A RANDOM ACCESS MEMORY

Patent #:	5391949	Issue Dt:	02/21/1995	Application #:	08287713	Filing Dt:	08/09/1994
Title:	DIFFERENTIAL LATCHING INVERTER CIRCUIT

Assignors

Exec Dt:

08/11/2011

Exec Dt:

08/11/2011

Assignee

20883 STEVENS CREEK BOULEVARD

SUITE 100

CUPERTINO, CALIFORNIA 95014

Correspondence name and address
	MARK SALVATORE
	20883 STEVENS CREEK BOULEVARD
	SUITE 100
	CUPERTINO, CA 95014

Search Results as of: 05/13/2024 08:43 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6