skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:027233/0377   Pages: 19
Recorded: 11/16/2011
Attorney Dkt #:HYNIX
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 10
1
Patent #:
Issue Dt:
07/14/1998
Application #:
08850247
Filing Dt:
05/02/1997
Title:
METHOD AND CIRCUIT FOR GENERATING INTERNAL PULSE SIGNALS IN SYNCHRONOUS MEMORY
2
Patent #:
Issue Dt:
03/06/2001
Application #:
09290399
Filing Dt:
04/13/1999
Title:
PLURAL MEMORY BANKS MEMORY DEVICE THAT CAN SIMULTANEOUSLY READ FROM OR WRITE TO ALL OF THE MEMORY BANKS DURING TESTING
3
Patent #:
Issue Dt:
03/13/2001
Application #:
09461718
Filing Dt:
12/16/1999
Title:
APPARATUS AND METHOD FOR PERFORMING DATA READ OPERATION IN DDR SDRAM
4
Patent #:
Issue Dt:
07/01/2003
Application #:
09982841
Filing Dt:
10/18/2001
Publication #:
Pub Dt:
05/16/2002
Title:
METHOD OF FORMING DUAL-METAL GATES IN SEMICONDUCTOR DEVICE
5
Patent #:
Issue Dt:
12/02/2003
Application #:
10028704
Filing Dt:
12/28/2001
Publication #:
Pub Dt:
03/20/2003
Title:
CIRCUIT FOR GENERATING INTERNAL ADDRESS IN SEMICONDUCTOR MEMORY DEVICE
6
Patent #:
Issue Dt:
06/01/2004
Application #:
10260624
Filing Dt:
10/01/2002
Publication #:
Pub Dt:
05/29/2003
Title:
DAMASCENE CAPACITOR FORMED IN METAL INTERCONNECTION LAYER
7
Patent #:
Issue Dt:
07/19/2005
Application #:
10749892
Filing Dt:
12/31/2003
Publication #:
Pub Dt:
12/02/2004
Title:
SEMICONDUCTOR MEMORY DEVICE WITH MODIFIED GLOBAL INPUT/OUTPUT SCHEME
8
Patent #:
Issue Dt:
10/07/2008
Application #:
10799877
Filing Dt:
03/15/2004
Publication #:
Pub Dt:
09/09/2004
Title:
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
9
Patent #:
Issue Dt:
06/27/2006
Application #:
10877037
Filing Dt:
06/24/2004
Publication #:
Pub Dt:
05/05/2005
Title:
SEMICONDUCTOR MEMORY DEVICE HAVING ROW PATH CONTROL CIRCUIT AND OPERATING METHOD THEREOF
10
Patent #:
Issue Dt:
08/22/2006
Application #:
11032381
Filing Dt:
01/10/2005
Publication #:
Pub Dt:
02/02/2006
Title:
MAIN AMPLIFIER AND SEMICONDUCTOR DEVICE
Assignor
1
Exec Dt:
08/22/2011
Assignee
1
44 CHIPMAN HILL
SUITE 1000
SAINT JOHN, NB, CANADA E2L 2A9
Correspondence name and address
MOSAID CORPORATION LTD.
5700 GRANITE PARKWAY
SUITE 960
PLANO, TX 75024

Search Results as of: 05/16/2024 09:39 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT