skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:027512/0196   Pages: 111
Recorded: 01/10/2012
Attorney Dkt #:481890/17
Conveyance: U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM
Total properties: 1502
Page 2 of 16
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
1
Patent #:
Issue Dt:
06/02/1998
Application #:
08799493
Filing Dt:
02/12/1997
Title:
METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT
2
Patent #:
Issue Dt:
12/11/2001
Application #:
08805018
Filing Dt:
02/21/1997
Publication #:
Pub Dt:
11/15/2001
Title:
METHOD AND APPARATUS FOR CONTROLLING RATE OF PRESSURE CHANGE IN A VACUUM PROCESS CHAMBER
3
Patent #:
Issue Dt:
04/06/1999
Application #:
08806441
Filing Dt:
02/26/1997
Title:
SYSTEM FOR ACCESSING DISTRIBUTED DATA CACHE AT EACH NETWORK NODE TO PASS REQUESTS AND DATA
4
Patent #:
Issue Dt:
05/07/2002
Application #:
08808014
Filing Dt:
03/03/1997
Publication #:
Pub Dt:
11/15/2001
Title:
DILUTE CLEANING COMPOSITION
5
Patent #:
Issue Dt:
08/31/1999
Application #:
08811918
Filing Dt:
03/05/1997
Title:
DELAY-LOCKED LOOP WITH BINARY-COUPLED CAPACITOR
6
Patent #:
Issue Dt:
10/14/1997
Application #:
08816203
Filing Dt:
02/28/1997
Title:
CIRCUIT FOR CANCELLING AND REPLACING REDUNDANT ELEMENTS
7
Patent #:
Issue Dt:
01/07/2003
Application #:
08824879
Filing Dt:
03/26/1997
Title:
METHOD FOR FORMING AN OXYNITRIDE FILM IN A SEMICONDUCTOR DEVICE
8
Patent #:
Issue Dt:
02/23/1999
Application #:
08828817
Filing Dt:
02/06/1997
Title:
WORD LINE DRIVER FOR SEMICONDUCTOR MEMORIES
9
Patent #:
Issue Dt:
12/08/1998
Application #:
08829256
Filing Dt:
03/31/1997
Title:
VOLTAGE DETECTION CIRCUIT AND INTERNAL VOLTAGE CLAMP CIRCUIT
10
Patent #:
Issue Dt:
05/02/2000
Application #:
08831360
Filing Dt:
04/01/1997
Title:
METHOD OF MAKING A FIELD EFFECT TRANSISTOR HAVING AN ELEVATED SOURCE AND AN ELEVATED DRAIN
11
Patent #:
Issue Dt:
01/16/2001
Application #:
08834684
Filing Dt:
04/01/1997
Title:
ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING SYSTEM WITH DYNAMICALLY SCALABLE OPERATING PARAMETERS AND METHOD THEREOF
12
Patent #:
Issue Dt:
02/09/1999
Application #:
08838168
Filing Dt:
04/16/1997
Title:
CURRENT MODE DIGITAL TO ANALOGUE CONVERTER
13
Patent #:
Issue Dt:
01/12/1999
Application #:
08843799
Filing Dt:
04/21/1997
Title:
MICROELECTRONIC CAPACITORS HAVING TANTALUM PENTOXIDE DIELECTRICS AND OXGEN BARRIERS
14
Patent #:
Issue Dt:
08/01/2000
Application #:
08844191
Filing Dt:
04/18/1997
Title:
SOURCE REGULATION CIRCUIT FOR AN ERASE OPERATION OF FLASH MEMORY
15
Patent #:
Issue Dt:
05/16/2000
Application #:
08844512
Filing Dt:
04/18/1997
Title:
CELL CAPACITORS, MEMORY CELLS, MEMORY ARRAYS, AND METHOD OF FABRICATION
16
Patent #:
Issue Dt:
02/09/1999
Application #:
08847811
Filing Dt:
04/25/1997
Title:
METHOD FOR FORMING CONTACT HOLE OF SEMICONDUCTOR DEVICE
17
Patent #:
Issue Dt:
10/05/1999
Application #:
08849998
Filing Dt:
07/06/1998
Title:
SELF-LOCATING REMOTE MONITORING SYSTEMS
18
Patent #:
Issue Dt:
07/14/1998
Application #:
08850247
Filing Dt:
05/02/1997
Title:
METHOD AND CIRCUIT FOR GENERATING INTERNAL PULSE SIGNALS IN SYNCHRONOUS MEMORY
19
Patent #:
Issue Dt:
10/13/1998
Application #:
08851416
Filing Dt:
05/05/1997
Title:
CIRCUIT AND METHOD FOR TESTING A MEMORY DEVICE WITH A CELL PLATE GENERATOR HAVING A VARIABLE CURRENT
20
Patent #:
Issue Dt:
03/16/1999
Application #:
08854069
Filing Dt:
05/08/1997
Title:
INTERCONNECTION STRUCTURE FOR ATTACHING A SEMICONDUCTOR TO SUBSTRATE
21
Patent #:
Issue Dt:
10/19/1999
Application #:
08854874
Filing Dt:
05/12/1997
Title:
INTEGRATED CIRCUIT MEMORY DEVICES WITH HIGH AND LOW DOPANT CONCENTRATION REGIONS OF DIFFERENT DIFFUSIVITIES
22
Patent #:
Issue Dt:
08/03/1999
Application #:
08856336
Filing Dt:
05/14/1997
Title:
MOSFETS WITH IMPROVED SHORT CHANNEL EFFECTS
23
Patent #:
Issue Dt:
05/02/2000
Application #:
08862926
Filing Dt:
05/27/1997
Title:
WIRING STRUCTURE FOR SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREFOR
24
Patent #:
Issue Dt:
11/10/1998
Application #:
08879908
Filing Dt:
06/20/1997
Title:
MULTIPLICATION OF STORAGE CAPACITANCE IN MEMORY CELLS BY USING THE MILLER EFFECT
25
Patent #:
Issue Dt:
03/27/2001
Application #:
08885035
Filing Dt:
06/30/1997
Title:
A SEMICONDUCTOR MEMEORY DEVICE HAVING PLURAL MEMORY CELL ARRAYS DIVIDED INTO PLURAL BANK SECTIONS
26
Patent #:
Issue Dt:
05/31/2005
Application #:
08886388
Filing Dt:
07/01/1997
Title:
CAPACITOR CONSTRUCTIONS
27
Patent #:
Issue Dt:
11/10/1998
Application #:
08887280
Filing Dt:
07/02/1997
Title:
SUB WORD LINE DRIVING CIRCUIT AND A SEMICONDUCTOR MEMORY DEVICE USING THE SAME
28
Patent #:
Issue Dt:
03/28/2000
Application #:
08890578
Filing Dt:
07/09/1997
Title:
METHODS OF FORMING ELECTRICALLY INTERCONNECTED LINES USING ULTRAVIOLET RADIATION AS AN ORGANIC COMPOUND CLEANING AGENT
29
Patent #:
Issue Dt:
11/30/1999
Application #:
08898574
Filing Dt:
07/22/1997
Title:
A TRENCH ISOLATION STRUCTURE OF A SEMICONDUCTOR DEVICE AND A METHOD FOR THEREOF
30
Patent #:
Issue Dt:
09/28/1999
Application #:
08904153
Filing Dt:
07/31/1997
Title:
COLUMN REDUNDANCY IN SEMICONDUCTOR MEMORIES
31
Patent #:
Issue Dt:
03/28/2000
Application #:
08906213
Filing Dt:
08/04/1997
Title:
METHOD OF MAKING A CAPACITOR
32
Patent #:
Issue Dt:
11/03/1998
Application #:
08912899
Filing Dt:
08/15/1997
Title:
FIELD EFFECT TRANSISTOR COMPRISING ELECTRICALLY CONDUCTIVE PLUGS HAVING MONOCRYSTALLINE AND POLYCRYSTALLINE SILICON
33
Patent #:
Issue Dt:
12/17/2002
Application #:
08916994
Filing Dt:
08/21/1997
Title:
SYSREM FOR TESTING INTEGRATED CIRCUIT DEVICES
34
Patent #:
Issue Dt:
08/17/1999
Application #:
08921656
Filing Dt:
08/28/1997
Title:
RETICLE CLEANING WITHOUT DAMAGING PELLICLE
35
Patent #:
Issue Dt:
05/09/2000
Application #:
08923108
Filing Dt:
09/04/1997
Title:
METHOD FOR ISOLATING SEMICONDUCTOR DEVICES
36
Patent #:
Issue Dt:
05/18/1999
Application #:
08923141
Filing Dt:
09/04/1997
Title:
A METHOD FOR DEVELOPING SHALLOW TRENCH ISOLATION IN A SEMICONDUCTOR MEMORY DEVICE
37
Patent #:
Issue Dt:
09/14/1999
Application #:
08925060
Filing Dt:
09/09/1997
Title:
METHOD FOR FABRICATING A CAPACITOR OF A SEMICONDUCTOR DEVICE
38
Patent #:
Issue Dt:
01/19/1999
Application #:
08931370
Filing Dt:
09/16/1997
Title:
SINGLE SIDEBAND DOUBLE QUADRATURE MODULATOR
39
Patent #:
Issue Dt:
08/08/2000
Application #:
08940703
Filing Dt:
09/30/1997
Title:
ALPHANUMERIC DISPLAY WITH 21-DOT MATRIX FORMAT
40
Patent #:
Issue Dt:
07/11/2000
Application #:
08943184
Filing Dt:
10/03/1997
Title:
CLOCK SIGNAL PHASE COMPARATOR
41
Patent #:
Issue Dt:
07/18/2000
Application #:
08957781
Filing Dt:
10/24/1997
Title:
LOW VOLTAGE TRANSISTOR STRUCTURE HAVING A GROOVED GATE
42
Patent #:
Issue Dt:
06/15/1999
Application #:
08959648
Filing Dt:
10/28/1997
Title:
METHOD FOR FORMING TEXTURIZED POLYSILICON
43
Patent #:
Issue Dt:
07/13/1999
Application #:
08960081
Filing Dt:
10/24/1997
Title:
SEMICONDUCTOR APPARATUS HAVING A LEADFRAME WITH COATED LEADS
44
Patent #:
Issue Dt:
11/10/1998
Application #:
08961412
Filing Dt:
10/30/1997
Title:
INTEGRATED CIRCUIT TEST HEAD
45
Patent #:
Issue Dt:
01/26/1999
Application #:
08961544
Filing Dt:
10/30/1997
Title:
MEMORY DEVICE HAVING DIVIDED GLOBAL BIT LINES
46
Patent #:
Issue Dt:
02/08/2000
Application #:
08966016
Filing Dt:
11/07/1997
Title:
DATA TRANSMISSION INSTALLATION OF THE RADIO NETWORK TYPE, AND CORRESPONDING METHOD
47
Patent #:
Issue Dt:
10/31/2000
Application #:
08966703
Filing Dt:
11/10/1997
Title:
SEMICONDUCTOR CHIP PACKAGE AND METHOD FOR FABRICATING THE SAME
48
Patent #:
Issue Dt:
02/15/2000
Application #:
08968085
Filing Dt:
11/12/1997
Title:
METHODS OF FORMING FIELD EFFECT TRANSISTORS AND RELATED FIELD EFFECT TRANSISTOR CONSTRUCTIONS
49
Patent #:
Issue Dt:
11/14/2000
Application #:
08974015
Filing Dt:
11/19/1997
Title:
SOLVENT PREWET AND METHOD TO DISPENSE THE SOLVENT PREWET
50
Patent #:
Issue Dt:
02/22/2000
Application #:
08978083
Filing Dt:
11/25/1997
Title:
GRAPHICAL EDITOR FOR DEFINING MEMORY TEST SEQUENCES
51
Patent #:
Issue Dt:
11/16/1999
Application #:
08979235
Filing Dt:
11/26/1997
Title:
A METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
52
Patent #:
Issue Dt:
12/28/1999
Application #:
08984730
Filing Dt:
12/04/1997
Title:
POLISHING SYSTEMS METHODS OF POLISHING SUBSTRATES AND METHOD OF PREAPARING LIQUIDS FOR SEMICONDUCTOR FABRICATION PROCESS.
53
Patent #:
Issue Dt:
02/27/2001
Application #:
08986358
Filing Dt:
12/08/1997
Title:
WIDE DATABASE ARCHITECTURE
54
Patent #:
Issue Dt:
12/14/1999
Application #:
08991618
Filing Dt:
12/16/1997
Title:
CELL ARRAY AND SENSE AMPLIFIER STRUCTURE EXHIBITING IMPROVED NOISE CHARACTERISTIC AND REDUCED SIZE
55
Patent #:
Issue Dt:
11/23/1999
Application #:
08995991
Filing Dt:
12/22/1997
Title:
ADDRESS COUNTER CELL
56
Patent #:
Issue Dt:
05/23/2000
Application #:
08996095
Filing Dt:
12/22/1997
Title:
DELAYED LOCKED LOOP IMPLEMENTATION IN A SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
57
Patent #:
Issue Dt:
05/11/1999
Application #:
08999002
Filing Dt:
12/29/1997
Title:
FLEXIBLE DRAM ARRAY
58
Patent #:
Issue Dt:
03/02/1999
Application #:
09000954
Filing Dt:
12/30/1997
Title:
DATA-BIT REDUNDANCY IN SEMICONDUCTOR MEMORIES
59
Patent #:
Issue Dt:
01/30/2001
Application #:
09000968
Filing Dt:
12/30/1997
Title:
BIST MEMORY TEST SYSTEM
60
Patent #:
Issue Dt:
01/25/2000
Application #:
09006479
Filing Dt:
01/13/1998
Title:
METHOD FOR FABRICATING FIELD EFFECT TRANSISTOR
61
Patent #:
Issue Dt:
09/12/2000
Application #:
09013095
Filing Dt:
01/26/1998
Title:
PLANARIZATION METHOD FOR A SEMICONDUCTOR DEVICE
62
Patent #:
Issue Dt:
11/02/1999
Application #:
09015414
Filing Dt:
01/29/1998
Title:
INTEGRATED CIRCUITRY FUSE FORMING METHODS, INTEGRATED CIRCUITRY PROGRAMMING METHODS, AND RELATED INTEGRATED CIRCUITRY
63
Patent #:
Issue Dt:
04/09/2002
Application #:
09028050
Filing Dt:
02/23/1998
Title:
ENHANCED CAPACITOR SHAPE
64
Patent #:
Issue Dt:
11/02/1999
Application #:
09030130
Filing Dt:
02/25/1998
Title:
METHOD OF ANTI-FUSE REPAIR
65
Patent #:
Issue Dt:
06/20/2000
Application #:
09031868
Filing Dt:
02/27/1998
Title:
CIRCUITS AND METHODS FOR SELECTIVELY COUPLING REDUNDANT ELEMENTS INTO AN INTEGRATED CIRCUIT
66
Patent #:
Issue Dt:
08/24/1999
Application #:
09031973
Filing Dt:
02/26/1998
Title:
CIRCUIT AND METHOD FOR TESTING A MEMORY DEVICE WITH A CELL PLATE GENERATOR HAVING A VARIABLE CURRENT
67
Patent #:
Issue Dt:
07/11/2000
Application #:
09032029
Filing Dt:
02/27/1998
Title:
ENCRYPTION PROCESSOR WITH SHARED MEMORY INTERCONNECT
68
Patent #:
Issue Dt:
11/09/1999
Application #:
09034517
Filing Dt:
03/04/1998
Title:
METHOD AND APPARATUS FOR EVALUATING INTERNAL FILM STRESS AT HIGH LATERAL RESOLUTION
69
Patent #:
Issue Dt:
11/13/2001
Application #:
09038252
Filing Dt:
03/10/1998
Title:
THERMAL PROCESSING OF METAL ALLOYS FOR AN IMPROVED CMP PROCESS IN INTEGRATED CIRCUIT FABRICATION
70
Patent #:
Issue Dt:
08/29/2000
Application #:
09042791
Filing Dt:
03/17/1998
Title:
BORIDE ELECTRODES AND BARRIERS FOR CELL DIELECTRICS
71
Patent #:
Issue Dt:
11/21/2000
Application #:
09046636
Filing Dt:
03/24/1998
Title:
METHOD FOR MULTILEVEL DRAM SENSING
72
Patent #:
Issue Dt:
12/26/2000
Application #:
09047760
Filing Dt:
03/24/1998
Title:
METHOD FOR DETECTING OR REPAIRING INTERCELL DEFECTS IN MORE THAN ONE ARRAY OF A MEMORY DEVICE
73
Patent #:
Issue Dt:
02/22/2000
Application #:
09052249
Filing Dt:
03/31/1998
Title:
METHODS OF DESIGNING AND FABRICATING INTERGRATED CIRCUITS WHICH TAKE INTO ACCOUNT CAPACITIVE LOADING BY THE INTERGRATED CIRCUIT POTTING MATERIAL
74
Patent #:
Issue Dt:
04/09/2002
Application #:
09054872
Filing Dt:
04/03/1998
Title:
EFFICIENT DIGITAL ITU-COMPLIANT ZERO-BUFFERING DTMF DETECTION USING THE NON-UNIFORM DISCRETE FOURIER TRANSFORM
75
Patent #:
Issue Dt:
08/10/1999
Application #:
09057537
Filing Dt:
04/09/1998
Title:
METHOD OF FABRICATION A SOURCE/DRAIN WITH LDD AND HALO
76
Patent #:
Issue Dt:
05/09/2000
Application #:
09060981
Filing Dt:
04/15/1998
Title:
BALL GRID ARRAY PACKAGE
77
Patent #:
Issue Dt:
02/16/1999
Application #:
09063529
Filing Dt:
04/21/1998
Title:
STAGGERED PIPELINE ACCESS SCHEME FOR SYNCHRONOUS RANDOM ACCESS MEM0RY
78
Patent #:
Issue Dt:
08/15/2000
Application #:
09065487
Filing Dt:
04/24/1998
Title:
METHOD OF FABRICATING GATE ELECTRODES OF TWIN-WELL CMOS DEVICE
79
Patent #:
Issue Dt:
01/15/2002
Application #:
09066614
Filing Dt:
04/24/1998
Title:
SEMICONDUCTOR PROCESSING METHODS OF POLISHING ALUMINUM-COMPRISING LAYERS
80
Patent #:
Issue Dt:
07/11/2000
Application #:
09069140
Filing Dt:
04/29/1998
Title:
DIGITAL DELAY LOCKED LOOP
81
Patent #:
Issue Dt:
06/20/2000
Application #:
09083886
Filing Dt:
05/26/1998
Title:
FIN-SHAPED CAPACITOR
82
Patent #:
Issue Dt:
04/02/2002
Application #:
09092732
Filing Dt:
06/05/1998
Title:
METHOD AND SYSTEM FOR STATE-DEPENDENT ADMISSION CONTROL AND ROUTING OF MULTI-RATE CIRCUIT-SWITCHED TRAFFIC
83
Patent #:
Issue Dt:
03/12/2002
Application #:
09093217
Filing Dt:
06/08/1998
Title:
SELECTIVE METHOD TO FORM ROUGHENED SILICON
84
Patent #:
Issue Dt:
05/02/2000
Application #:
09099464
Filing Dt:
06/18/1998
Title:
REGULATED DRAM CELL PLATE AND PRECHARGE VOLTAGE GENERATOR
85
Patent #:
Issue Dt:
02/15/2000
Application #:
09099765
Filing Dt:
06/19/1998
Title:
SHARED LENGTH CELL FOR IMPROVED CAPACITANCE
86
Patent #:
Issue Dt:
05/16/2000
Application #:
09106308
Filing Dt:
06/29/1998
Title:
SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY IN A SEMICONDUCTOR MEMORY DEVICE
87
Patent #:
Issue Dt:
12/04/2001
Application #:
09106755
Filing Dt:
06/30/1998
Title:
PROCESS, VOLTAGE, TEMPERATURE INDEPENDENT SWITCHED DELAY COMPENSATION SCHEME
88
Patent #:
Issue Dt:
08/21/2001
Application #:
09107929
Filing Dt:
06/30/1998
Title:
SEMICONDUCTOR CONSTRUCTIONS COMPRISING ALUMINUM-CONTAINING LAYERS
89
Patent #:
Issue Dt:
07/23/2002
Application #:
09118835
Filing Dt:
07/20/1998
Publication #:
Pub Dt:
08/09/2001
Title:
METHOD AND APPARATUS FOR INSPECTING WAFERS
90
Patent #:
Issue Dt:
01/21/2003
Application #:
09119355
Filing Dt:
07/20/1998
Title:
ALUMINUM-BERYLLIUM ALLOYS FOR AIR BRIDGES
91
Patent #:
Issue Dt:
06/15/2004
Application #:
09121528
Filing Dt:
07/23/1998
Title:
CONTINUOUS GOOD STEP COVERAGE CVD PLATINUM METAL DEPOSITION
92
Patent #:
Issue Dt:
07/04/2000
Application #:
09121651
Filing Dt:
07/23/1998
Title:
REMOTE FILE SERVICES NETWORK-INFRASTRUCTURE CACHE
93
Patent #:
Issue Dt:
11/12/2002
Application #:
09123486
Filing Dt:
07/28/1998
Title:
LOCAL AREA NETWORK OF SERIAL INTELLIGENT CELLS
94
Patent #:
Issue Dt:
11/30/1999
Application #:
09123634
Filing Dt:
07/28/1998
Title:
MULTIPLICATION OF STORAGE CAPACITANCE IN MEMORY CELLS BY USING THE MILLER EFFECT
95
Patent #:
Issue Dt:
04/24/2001
Application #:
09126877
Filing Dt:
07/30/1998
Title:
A SEMICONDUCTOR CIRCUIT DESIGN METHOD FOR EMPLOYING SPACING CONSTRAINTS AND CIRCUITS THEREOF
96
Patent #:
Issue Dt:
03/27/2001
Application #:
09127443
Filing Dt:
07/31/1998
Title:
THIN FILM TRANSISTOR FOR ANTISTATIC CIRCUIT AND METHOD FOR FABRICATING THE SAME
97
Patent #:
Issue Dt:
03/25/2003
Application #:
09129878
Filing Dt:
08/06/1998
Publication #:
Pub Dt:
11/15/2001
Title:
SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE
98
Patent #:
Issue Dt:
06/15/1999
Application #:
09133586
Filing Dt:
08/13/1998
Title:
CIRCUIT FOR CANCELLING AND REPLACING REDUNDANT ELEMENTS
99
Patent #:
Issue Dt:
03/27/2001
Application #:
09133714
Filing Dt:
08/13/1998
Title:
CIRCUIT FOR CANCELLING AND REPLACING REDUNDANT ELEMENTS
100
Patent #:
Issue Dt:
05/29/2001
Application #:
09135377
Filing Dt:
08/17/1998
Title:
INTEGRATED CIRCUITRY FUSE FORMING METHODS, INTEGRATED CIRCUITRY PROGRAMMING METHODS, AND RELATED INTEGRATED CIRCUITRY
Assignors
1
Exec Dt:
12/23/2011
2
Exec Dt:
12/23/2011
3
Exec Dt:
12/23/2011
Assignee
1
20 KING STREET WEST, 4TH FLOOR
TORONTO, CANADA M5H 1C4
Correspondence name and address
SKADDEN, ARPS, SLATE, MEAGHER & FLOM LLP
4 TIMES SQUARE
ATTN: JOHN DEMING
NEW YORK, NY 10036

Search Results as of: 05/17/2024 11:24 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT