|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09880536
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
CAPACITOR ELECTRODE FOR INTEGRATING HIGH K MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09880579
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
INTEGRATED CIRCUIT CAPACITOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09880580
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
Title:
|
SOLUTIONS OF METAL-COMPRISING MATERIALS, AND METHODS OF MAKING SOLUTIONS OF METAL-COMPRISING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09882209
|
Filing Dt:
|
06/15/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
BIT LINE SENSING CONTROL CIRCUIT FOR A SEMICONDUCTOR MEMORY DEVICE AND LAYOUT OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09883188
|
Filing Dt:
|
06/19/2001
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
METHOD FOR MAKING HIGH K DIELECTRIC GATE FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09884052
|
Filing Dt:
|
06/20/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
MOSFET DEVICE FABRICATION METHOD CAPABLE OF ALLOWING APPLICATION OF SELF-ALIGNED CONTACT PROCESS WHILE MAINTAINING METAL GATE TO HAVE UNIFORM THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09885091
|
Filing Dt:
|
06/21/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
METHOD OF FORMING INTERLEVEL DIELECTRIC LAYER OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09887612
|
Filing Dt:
|
06/22/2001
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
Title:
|
GRADED LAYER FOR USE IN SEMICONDUCTOR CIRCUITS AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09887904
|
Filing Dt:
|
06/21/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
MULTI-STATE NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09888891
|
Filing Dt:
|
06/25/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
RUSIXOY-CONTAINING ADHESION LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09888905
|
Filing Dt:
|
06/25/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
DELAY LOCKED LOOP INCORPORATING A RING TYPE DELAY AND COUNTING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09891919
|
Filing Dt:
|
06/26/2001
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
ORGANIC FIELD IONIZATION SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09892125
|
Filing Dt:
|
06/26/2001
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
Title:
|
METHODS OF FORMING SELF-ALIGNED CONTACT PADS ON ELECTRICALLY CONDUCTIVE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09892550
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
SELF REFRESH CIRCUIT FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09892594
|
Filing Dt:
|
06/27/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
DOUBLE LAYER ELECTRODE AND BARRIER SYSTEM ON HEMISPHERICAL GRAIN SILICON FOR USE WITH HIGH DIELECTRIC CONSTANT MATERIALS AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09892735
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
SEARCHLINE CONTROL CIRCUIT AND POWER REDUCTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09894320
|
Filing Dt:
|
06/27/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CIRCUIT CONSTRUCTIONS AND CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09894900
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY CELL HAVING IMPROVED LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09895503
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
DELAY-LOCKED LOOP WITH BINARY-COUPLED CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09902279
|
Filing Dt:
|
07/09/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS COMPROMISING ALUMINUM-CONTAINING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
09905633
|
Filing Dt:
|
07/13/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
METAL LOCAL INTERCONNECT SELF-ALIGNED SOURCE FLASH CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09907316
|
Filing Dt:
|
07/16/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
DELAY-LOCKED LOOP WITH BINARY-COUPLED CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09907695
|
Filing Dt:
|
07/18/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
SYSTEM FOR TESTING FAST SYNCHRONOUS SEMICONDUCTOR CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09911096
|
Filing Dt:
|
07/23/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
TRENCH ISOLATOIN REGIONS HAVING TRENCH LINERS WITH RECESSED ENDS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09914749
|
Filing Dt:
|
01/14/2002
|
Title:
|
METHOD FOR IMPROVING THERMAL PROCESS STEPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09915401
|
Filing Dt:
|
07/27/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
OPTICAL THRESHOLD AND COMPARISON DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09915984
|
Filing Dt:
|
07/25/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
APPARATUS FOR TESTING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
09917697
|
Filing Dt:
|
07/31/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
MICROLITHOGRAPHIC DEVICE, MICROLITHOGRAPHIC ASSIST FEATURES, SYSTEM FOR FORMING CONTACTS AND OTHER STRUCTURES, AND METHOD OF DETERMINING MASK PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09918345
|
Filing Dt:
|
07/30/2001
|
Title:
|
METHOD OF MAKING MEMORY CELL ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09919752
|
Filing Dt:
|
07/31/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
DYNAMIC MEMORY WORD LINE DRIVER SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09922103
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
STACKABLE BALL GRID ARRAY SEMICONDUCTOR PACKAGE AND FABRICATION METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09924636
|
Filing Dt:
|
08/08/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
RETICLE CLEANING WITHOUT DAMAGING PELLICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
09924816
|
Filing Dt:
|
08/07/2001
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
METHOD OF FORMING INTEGRATED CIRCUITRY, AND METHOD OF FORMING A CONTACT OPENING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
09928308
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
METHOD FOR IMPROVED PROCESSING AND ETCHBACK OF A CONTAINER CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09928404
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY HAVING SEGMENTED ROW REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09929640
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
DILUTE CLEANING COMPOSITION AND METHOD FOR USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09929930
|
Filing Dt:
|
08/15/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUNDANCY LOGIC CELL AND REPAIR METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09932233
|
Filing Dt:
|
08/17/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
COLLIMATED SPUTTER DEPOSITION MONITOR USING SHEET RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
09932403
|
Filing Dt:
|
08/17/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
DEVICE AND METHOD FOR REPAIRING A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09935234
|
Filing Dt:
|
08/22/2001
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
DILUTE CLEANING COMPOSITION AND METHOD FOR USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09935490
|
Filing Dt:
|
08/23/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
PROCESS FOR FABRICATING RUSIXOY-CONTAINING ADHESION LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09941375
|
Filing Dt:
|
08/28/2001
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
METHOD OF FORMING DRAMS, METHODS OF FORMING ACCESS TRANSISTORS FOR DRAM DEVICES, AND METHODS OF FORMING TRANSISTOR SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09941476
|
Filing Dt:
|
08/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
Title:
|
SOLVENT PREWET AND METHOD AND APPARATUS TO DISPENSE THE SOLVENT PREWET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09941759
|
Filing Dt:
|
08/30/2001
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
BORIDE ELECTRODES AND BARRIERS FOR CELL DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09942157
|
Filing Dt:
|
08/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
Title:
|
SOLVENT PREWET AND METHOD AND APPARATUS TO DISPENSE THE SOLVENT PREWET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09942181
|
Filing Dt:
|
08/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
DEADHESION METHOD AND MECHANISM FOR WAFER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09942201
|
Filing Dt:
|
08/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
Title:
|
THERMAL PROCESSING OF METAL ALLOYS FOR AN IMPROVED CMP PROCESS IN INTEGRATED CIRCUIT FABRICATIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
09944488
|
Filing Dt:
|
08/30/2001
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
APPARATUS FOR STEREOLITHOGRAPHIC PROCESSING OF COMPONENTS AND ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09945252
|
Filing Dt:
|
08/30/2001
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
LOCALIZED ARRAY THRESHOLD VOLTAGE IMPLANT TO ENHANCE CHARGE STORAGE WITHIN DRAM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09945316
|
Filing Dt:
|
08/30/2001
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
METHOD FOR CONTROLLING RADIATION BEAM INTENSITY DIRECTED TO MICROLITHOGRAPHIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
09945393
|
Filing Dt:
|
08/30/2001
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
DIELECTRIC MATERIAL FORMING METHODS AND ENHANCED DIELECTRIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
09945536
|
Filing Dt:
|
08/30/2001
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
Title:
|
THERMAL PROCESSING OF METAL ALLOYS FOR AN IMPROVED CMP PROCESS IN INTEGRATED CIRCUIT FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09947295
|
Filing Dt:
|
09/05/2001
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
MEASUREMENT PROBE FOR DETECTING ELECTRICAL SIGNALS IN AN INTEGRATED SEMICONDUCTOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
09948201
|
Filing Dt:
|
09/06/2001
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
Title:
|
TRANSFER CIRCUIT OF SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09956917
|
Filing Dt:
|
09/21/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
BITLINE PRECHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
09966391
|
Filing Dt:
|
09/28/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
CASCADED CHARGE PUMP POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09968897
|
Filing Dt:
|
10/03/2001
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
PROCESS, VOLTAGE, TEMPERATURE INDEPENDENT SWITCHED DELAY COMPENSATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09977239
|
Filing Dt:
|
10/16/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
WAFER POLISHING SLURRY AND CHEMICAL MECHANICAL POLISHING (CMP) METHOD USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09977323
|
Filing Dt:
|
10/16/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
PATTERN FORMATION METHOD USING TWO ALTERNATING PHASE SHIFT MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09977982
|
Filing Dt:
|
10/17/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
DYNAMIC CONTENT ADDRESSABLE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09982841
|
Filing Dt:
|
10/18/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
METHOD OF FORMING DUAL-METAL GATES IN SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09985972
|
Filing Dt:
|
11/07/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
DUAL CONTROL ANALOG DELAY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
09988624
|
Filing Dt:
|
11/20/2001
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
Title:
|
OPTICAL GATING APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09988657
|
Filing Dt:
|
11/20/2001
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
REFERENCE VOLTAGE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09988987
|
Filing Dt:
|
11/19/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
PSEUDO VARIABLE RESISTOR FOR TESTER PLATFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09990715
|
Filing Dt:
|
11/20/2001
|
Publication #:
|
|
Pub Dt:
|
04/04/2002
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS AND RESULTANT CAPACITOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09992290
|
Filing Dt:
|
11/16/2001
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
METHOD OF CALIBRATING A TEST SYSTEM FOR SEMICONDUCTOR COMPONENTS, AND TEST SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09993817
|
Filing Dt:
|
11/14/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
REFERENCE VOLTAGE GENERATOR TOLERANT TO TEMPERATURE VARIATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09996240
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE HAVING CHANGEABLE SPARE MEMORY ADDRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
09997073
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
CVD OF PTRH WITH GOOD ADHESION AND MORPHOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09998729
|
Filing Dt:
|
11/30/2001
|
Title:
|
DRY LOW K FILM APPLICATION FOR INTERLEVEL DIELECTRIC AND METHOD OF CLEANING ETCHED FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09999840
|
Filing Dt:
|
10/24/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
SOLUTIONS OF METAL-COMPRISING MATERIALS, METHODS OF FORMING METAL-COMPRISING LAYERS, METHODS OF STORING METAL-COMPRISING MATERIALS, AND METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09999885
|
Filing Dt:
|
10/31/2001
|
Publication #:
|
|
Pub Dt:
|
04/04/2002
| | | | |
Title:
|
METHODS OF FORMING FIELD EFFECT TRANSISTORS AND RELATED FIELD EFFECT TRANSISTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09999886
|
Filing Dt:
|
10/31/2001
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
Title:
|
METHODS OF FORMING FIELD EFFECT TRANSISTORS AND RELATED FIELD EFFECT TRANSISTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10002779
|
Filing Dt:
|
10/29/2001
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
Title:
|
METHODS FOR FORMING AND INTEGRATED CIRCUIT STRUCTURES CONTAINING RUTHENIUM AND TUNGSTEN CONTAINING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
10002906
|
Filing Dt:
|
10/29/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
METHODS FOR FORMING AND INTEGRATED CIRCUIT STRUCTURES CONTAINING RUTHENIUM AND TUNGSTEN CONTAINING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
10003261
|
Filing Dt:
|
12/06/2001
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
METHOD OF FABRICATING AN SRRUO3 FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
10005877
|
Filing Dt:
|
12/07/2001
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
CIRCUIT AND METHOD FOR CONTROLLING BUFFERS IN SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10006303
|
Filing Dt:
|
12/06/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
WIRING STRUCTURE OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
10010504
|
Filing Dt:
|
12/05/2001
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
Title:
|
TEST CONFIGURATION AND TEST METHOD FOR TESTING A PLURALITY OF INTEGRATED CIRCUITS IN PARALLEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
10010625
|
Filing Dt:
|
11/08/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
MEMORY CELL DECODER NOT INCLUDING A CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10011134
|
Filing Dt:
|
12/07/2001
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
CHEMICAL VAPOR DEPOSITION OF TITANIUM FROM TITANIUM TETRACHLORIDE AND HYDROCARBON REACTANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
10012233
|
Filing Dt:
|
12/05/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
DRAM CELL CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
10012668
|
Filing Dt:
|
10/30/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
SOLVATED RUTHENIUM PRECURSORS FOR DIRECT LIQUID INJECTION OFRUTHENIUM AND RUTHENIUM OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
10013402
|
Filing Dt:
|
12/13/2001
|
Title:
|
CAPACITOR FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10019447
|
Filing Dt:
|
05/06/2002
|
Title:
|
WAVEGUIDE SYSTEMS OR STRUCTURES OR PARTS THEREOF, CONTAINING POLYCYANATE COPOLYMERS PREPARED FROM POLYFUNCTIONAL CYANATES AND FLUORINATED MONOCYANATES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10019479
|
Filing Dt:
|
04/26/2002
|
Title:
|
OPTICAL WAVEGUIDES DERIVED FROM A COMBINATION OF POLY(PERFLUOROCYCLOBUTANES) AND POLYMERIC CYANATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
10021397
|
Filing Dt:
|
12/07/2001
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
EFFICIENT DIGITAL ITU-COMPLIANT ZERO-BUFFERING DTMF DETECTION USING THE NON-UNIFORM DISCRETE FOURIER TRANSFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
10022255
|
Filing Dt:
|
12/20/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
OPTICAL INTENSITY MODULATION DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
10022932
|
Filing Dt:
|
12/18/2001
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
MULTI-STAGE LOOKUP FOR TRANSLATING BETWEEN SIGNALS OF DIFFERENT BIT LENGTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
10022934
|
Filing Dt:
|
12/18/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
METHOD OF FORMING SEMICONDUCTOR DEVICE HAVING A GAA TYPE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10024366
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
LOW POWER SEMICONDUCTOR MEMORY DEVICE HAVING A NORMAL MODE AND A PARTIAL ARRAY SELF REFRESH MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10027519
|
Filing Dt:
|
12/20/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
CHEMICAL TREATMENT OF SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10028704
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
CIRCUIT FOR GENERATING INTERNAL ADDRESS IN SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
10033509
|
Filing Dt:
|
12/27/2001
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES WITH TITANIUM ALUMINUM NITRIDE WORK FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
10033574
|
Filing Dt:
|
11/02/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
DELAY-LOCKED LOOP WITH BINARY-COUPLED CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
10033989
|
Filing Dt:
|
12/28/2001
|
Title:
|
DUTY CORRECTION CIRCUIT AND A METHOD OF CORRECTING A DUTY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
10034242
|
Filing Dt:
|
12/28/2001
|
Title:
|
METHOD OF FORMING A CONTACT PLUG FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10034504
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
METHOD OF MANUFACTURING A CONTACT PLUG FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
10035082
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
DUTY CYCLE CORRECTION CIRCUIT
|
|