|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10511253
|
Filing Dt:
|
04/25/2005
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
MEMORY CHIP ARCHITECTURE HAVING NON-RECTANGULAR MEMORY BANKS AND METHOD FOR ARRANGING MEMORY BANKS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10518352
|
Filing Dt:
|
08/15/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
POLYIMIDE OPTICAL WAVEGUIDES AND METHOD FOR THE PREPARATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10518473
|
Filing Dt:
|
12/20/2004
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
Title:
|
OPTICAL DEVICES COMPRISING SERIES OF BIREFRINGENT WAVEPLATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10518855
|
Filing Dt:
|
09/14/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
FOUR-WAVE-MIXING BASED OPTICAL WAVELENGTH CONVERTER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10522555
|
Filing Dt:
|
12/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
MULTI-STAGE RAMAN AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10533370
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
Title:
|
INTEGRATED OPTIC POLARIZATION CONVERTER BASED ON STRUCTURAL CHIRALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10538846
|
Filing Dt:
|
02/14/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
MULTIPLE STAGE RAMAN OPTICAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10538874
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
PHOTOCHROMIC OPTICAL WAVEGUIDES AND EMTHOD FOR THE PREPARATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10541071
|
Filing Dt:
|
04/05/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
INTEGRATED OPTICAL ADD/DROP DEVICE HAVING SWITCHING FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10565590
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
OPTICAL COMMUNICATION LINE WITH DISPERSION INTRACHANNEL NONLINEARITIES MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
10573892
|
Filing Dt:
|
01/12/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
PHASE-CONTROL IN AN EXTERNAL-CAVITY TUNEABLE LASER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
10573895
|
Filing Dt:
|
04/24/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
WAVELENGTH CONTROL OF AN EXTERNAL-CAVITY TUNEABLE LASER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10578252
|
Filing Dt:
|
05/04/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
TUNEABLE GRATING ASSISTED DIRECTIONAL OPTICAL COUPLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
10584853
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
OPTICAL COUPLING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
10592032
|
Filing Dt:
|
07/09/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR OPTICAL PHASE MODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
10593697
|
Filing Dt:
|
09/09/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
OPTICAL MODULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10608719
|
Filing Dt:
|
06/26/2003
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
SYNCHRONOUS SRAM-COMPATIBLE MEMORY AND METHOD OF DRIVING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
10614558
|
Filing Dt:
|
07/07/2003
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROVIDING A PACKET BUFFER RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10617683
|
Filing Dt:
|
07/14/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
METHOD FOR FABRICATING METAL-OXIDE SEMICONDUCTOR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10625320
|
Filing Dt:
|
07/23/2003
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR SEARCHING A FILTERING DATABASE WITH ONE SEARCH OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10638994
|
Filing Dt:
|
08/11/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
DUTY CYCLE CORRECTION CIRCUIT AND DELAY LOCKED LOOP HAVING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10639922
|
Filing Dt:
|
08/12/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
SRAM-COMPATIBLE MEMORY DEVICE EMPLOYING DRAM CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10645330
|
Filing Dt:
|
08/21/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
Delay locked loop implementation in a synchronous dynamic random access memory
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
10647664
|
Filing Dt:
|
08/25/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
START UP CIRCUIT FOR DELAY LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10653578
|
Filing Dt:
|
09/02/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
HIGH VOLTAGE SUPPLY CIRCUIT AND A METHOD OF SUPPLYING HIGH VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10658468
|
Filing Dt:
|
09/10/2003
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
METHOD OF FORMING FLOW-FILL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10663910
|
Filing Dt:
|
09/17/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
CMOS OF SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10672816
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
Semiconductor Processing Methods
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10681344
|
Filing Dt:
|
10/09/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
CAPACITOR OF AN INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10682489
|
Filing Dt:
|
10/10/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
CAPACITOR OF AN INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10687165
|
Filing Dt:
|
10/16/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR SELECTING AN ENCRYPTION INTEGRATED CIRCUIT OPERATING MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10691111
|
Filing Dt:
|
10/22/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
WIDE DATABUS ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
10694761
|
Filing Dt:
|
10/29/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
ERROR CORRECTION SCHEME FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10702489
|
Filing Dt:
|
11/07/2003
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
Title:
|
MISMATCH-DEPENDENT POWER ALLOCATION TECHNIQUE FOR MATCH-LINE SENSING IN CONTENT-ADDRESSABLE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
10702502
|
Filing Dt:
|
11/07/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
PROCESS, VOLTAGE, TEMPERATURE INDEPENDENT SWITCHED DELAY COMPENSATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10706244
|
Filing Dt:
|
11/12/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
CHEMICAL VAPOR DEPOSITION OF TITANIUM FROM TITANIUM TETRACHLORIDE AND HYDROCARBON REACTANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10724576
|
Filing Dt:
|
12/01/2003
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
BLOCK PROGRAMMABLE PRIORITY ENCODER IN A CAM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10730002
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
CLOCK LOGIC DOMINO CIRCUITS FOR HIGH-SPEED AND ENERGY EFFICIENT MICROPROCESSOR PIPELINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10731764
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
DEMONSTRATION CONTROL ADJUNCT DEVICE FOR PRINTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10735897
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
METHOD FOR IMPROVED PROCESSING AND ETCHBACK OF A CONTAINER CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10736356
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
METHOD AND PROBE CARD CONFIGURATION FOR TESTING A PLURALITY OF INTEGRATED CIRCUITS IN PARALLEL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
10739620
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
METHOD OF FABRICATING DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10749892
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH MODIFIED GLOBAL INPUT/OUTPUT SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
10768911
|
Filing Dt:
|
01/30/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR DESIGN AND ROUTING IN TRANSPARENT OPTICAL NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10771043
|
Filing Dt:
|
02/03/2004
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
DETECTION DEVICES, METHODS AND SYSTEMS FOR GAS PHASE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10773247
|
Filing Dt:
|
02/09/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
NETWORKS FOR TELEPHONY AND DATA COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10793769
|
Filing Dt:
|
03/08/2004
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
LOCAL AREA NETWORK OF SERIAL INTELLEGENT CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10795986
|
Filing Dt:
|
03/10/2004
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
LOCAL AREA NETWORK OF SERIAL INTELLEGENT CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10798484
|
Filing Dt:
|
03/12/2004
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
Title:
|
DUTY CYCLE CORRECTION CIRCUIT OF DELAY LOCKED LOOP AND DELAY LOCKED LOOP HAVING THE DUTY CYCLE CORRECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10799877
|
Filing Dt:
|
03/15/2004
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10804182
|
Filing Dt:
|
03/19/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
HIGH SPEED DRAM ARCHITECTURE WITH UNIFORM ACCESS LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10807952
|
Filing Dt:
|
03/23/2004
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
Title:
|
REDUCED ASPECT RATIO DIGIT LINE CONTACT PROCESS FLOW USED DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10818692
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
CIRCUIT AND METHOD OF GENERATING A BOOSTED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10819025
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
ALUMINUM-BERYLLIUM ALLOYS FOR AIR BRIDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10819385
|
Filing Dt:
|
04/05/2004
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
FLASH MEMORY DEVICE CAPABLE OF PREVENTING PROGRAM DISTURBANCE ACCORDING TO PARTIAL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10822113
|
Filing Dt:
|
04/08/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
NANOTUBE SEMICONDUCTOR DEVICES AND METHODS FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10827349
|
Filing Dt:
|
04/20/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
TELEPHONE OUTLET FOR IMPLEMENTING A LOCAL AREA NETWORK OVER TELEPHONE LINES AND A LOCAL AREA NETWORK USING SUCH OUTLETS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10834416
|
Filing Dt:
|
04/29/2004
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
APPARATUS FOR FLEXIBLE DEACTIVATION OF WORD LINES OF DYNAMIC MEMORY MODULES AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10835945
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
SYSTEM FOR TESTING INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10836053
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
SOLVENT PREWET AND METHOD TO DISPENSE THE SOLVENT PREWET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
10836267
|
Filing Dt:
|
05/03/2004
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
MODULAR OUTLET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
10838319
|
Filing Dt:
|
05/05/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
OUTLET ADD-ON MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10840893
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
MANAGING POWER ON INTEGRATED CIRCUITS USING POWER ISLANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10841785
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH IMPROVED PROGRAMMING PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10847337
|
Filing Dt:
|
05/18/2004
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
MICROLITHOGRAPHIC MASK STRUCTURES AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10848913
|
Filing Dt:
|
05/18/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
DATA DRIVING CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE HAVING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10850664
|
Filing Dt:
|
05/21/2004
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH RHODIUM-RICH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10853851
|
Filing Dt:
|
05/25/2004
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
GAPPED-PLATE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10855968
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10856783
|
Filing Dt:
|
06/01/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
TERNARY CAM CELL FOR REDUCED MATCHLINE CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10858307
|
Filing Dt:
|
06/01/2004
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR DEPOSITING FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10859815
|
Filing Dt:
|
06/03/2004
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
CLEANING SOLUTION AND CLEANING METHOD OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10860947
|
Filing Dt:
|
06/04/2004
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
DELAY STAGE INSENSITIVE TO OPERATING VOLTAGE AND DELAY CIRCUIT INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10864173
|
Filing Dt:
|
06/08/2004
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
METHOD OF REPAIRING A FAILED WORDLINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10870561
|
Filing Dt:
|
06/16/2004
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONTROLLING RADIATION BEAM INTENSITY DIRECTED TO MICROLITHOGRAPHIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10871965
|
Filing Dt:
|
06/18/2004
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
SYSTEM FOR DEPOSITING A LAYERED FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10875387
|
Filing Dt:
|
06/25/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
DATA OUTPUT CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10877037
|
Filing Dt:
|
06/24/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING ROW PATH CONTROL CIRCUIT AND OPERATING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10877038
|
Filing Dt:
|
06/24/2004
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR CONTROLLING WRITE RECOVERY TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10879133
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
METHOD FOR FORMING CONDUCTIVE LINE OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10879220
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
METHOD FOR FORMING POLYSILICON PLUG OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10879274
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
MEMORY APPARATUS HAVING MULTI-PORT ARCHITECTURE FOR SUPPORTING MULTI PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10879650
|
Filing Dt:
|
06/28/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
ON DIE TERMINATION MODE TRANSFER CIRCUIT IN SEMICONDUCTOR MEMORY DEVICE AND ITS METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10880381
|
Filing Dt:
|
06/29/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
WRITE CIRCUIT OF DOUBLE DATA RATE SYNCHRONOUS DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10880432
|
Filing Dt:
|
06/29/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
LINK AGGREGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
10882442
|
Filing Dt:
|
07/01/2004
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
METHOD FOR DETECTING COLUMN FAIL BY CONTROLLING SENSE AMPLIFIER OF MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10883099
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
APPARATUS AND METHOD OF COMPENSATING FOR PHASE DELAY IN SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10883619
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
DATA PATH HAVING GROUNDED PRECHARGE OPERATION AND TEST COMPRESSION CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10885971
|
Filing Dt:
|
07/08/2004
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING NO CRACKS IN ONE OR MORE LAYERS UNDERLYING A METAL LINE LAYER AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10888838
|
Filing Dt:
|
07/12/2004
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
Title:
|
METHOD OF FORMING A METAL OXIDE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10889194
|
Filing Dt:
|
07/12/2004
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
REDUNDANCY CIRCUIT IN SEMICONDUCTOR MEMORY DEVICE HAVING A MULTIBLOCK STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10889203
|
Filing Dt:
|
07/12/2004
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
BARRIER-METAL-FREE COPPER DAMASCENE TECHNOLOGY USING ATOMIC HYDROGEN ENHANCED REFLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
10890199
|
Filing Dt:
|
07/14/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
NETWORK COMBINING WIRED AND NON-WIRED SEGMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
10909301
|
Filing Dt:
|
08/03/2004
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
TELEPHONE COMMUNICATION SYSTEM OVER A SINGLE TELEPHONE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10912768
|
Filing Dt:
|
08/05/2004
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10913555
|
Filing Dt:
|
08/06/2004
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
CHEMICAL TREATMENT OF SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10914888
|
Filing Dt:
|
08/09/2004
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
DIELECTRIC MATERIAL FORMING METHODS AND ENHANCED DIELECTRIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10917494
|
Filing Dt:
|
08/13/2004
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
LOCAL AREA NETWORK OF SERIAL INTELLIGENT CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10919370
|
Filing Dt:
|
08/17/2004
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
INPUT SIGNAL RECEIVING DEVICE OF SEMICONDUCTOR MEMORY UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
10919491
|
Filing Dt:
|
08/17/2004
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
HIGH BANDWIDTH MEMORY INTERFACE
|
|