Total properties:
259
Page
1
of
3
Pages:
1 2 3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
07717601
|
Filing Dt:
|
06/19/1991
|
|
Title:
|
SEMICONDUCTOR MEMORY HAVING STORAGE CAPACITOR CONNECTED TO DIFFUSION REGION THROUGH BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
07784269
|
Filing Dt:
|
10/29/1991
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1995
|
Application #:
|
08022622
|
Filing Dt:
|
02/25/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING BUILT-IN TEST CIRCUITS SELECTIVELY ACTIVATED BY DECODER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1994
|
Application #:
|
08036031
|
Filing Dt:
|
03/23/1993
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING ADDRESSING SECTION AND/OR DATA TRANSFERRING PATH ARRANGED IN PIPELINE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1994
|
Application #:
|
08064980
|
Filing Dt:
|
05/24/1993
|
|
Title:
|
MINIATURIZED INTEGRATED CIRCUIT PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1994
|
Application #:
|
08095200
|
Filing Dt:
|
07/23/1993
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE WITH REFRESHING SYSTEM POWERED WITH EXTERNAL POWER SOURCE IN TRIMMING STAGE INSTEAD OF BUILT-IN STEP-DOWN CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1995
|
Application #:
|
08114633
|
Filing Dt:
|
09/02/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR PERFORMING PARALLEL OPERATIONS ON HIERARCHICAL DATA LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1994
|
Application #:
|
08129375
|
Filing Dt:
|
09/30/1993
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING POWER SUPPLY SYSTEM APPROPRIATELY BIASING SWITCHING TRANSISTORS AND STORAGE CAPACITORS IN BURN-IN TESTING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1995
|
Application #:
|
08139717
|
Filing Dt:
|
10/22/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING DIAGNOSTIC CIRCUIT FOR COMPARING MULTI-BIT READ-OUT TEST DATA SIGNAL WITH MULTI-BIT WRITE-IN TEST DATA SIGNAL STORED IN SERIAL-INPUT SHIFT REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1995
|
Application #:
|
08142965
|
Filing Dt:
|
10/29/1993
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A FIRST MISFET OF AN OUTPUT BUFFER CIRCUIT AND A SECOND MISFET OF AN INTERNAL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1995
|
Application #:
|
08143151
|
Filing Dt:
|
10/29/1993
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING INPUT PROTECTIVE ELEMENTS AND INTERNAL CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1995
|
Application #:
|
08178020
|
Filing Dt:
|
01/06/1994
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
08181468
|
Filing Dt:
|
01/13/1994
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING ONE-TRANSISTOR ONE-CAPACITOR TYPE MEMORY CELLS COUPLED BETWEEN BIT LINES PAIRED WITH EACH OTHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08182503
|
Filing Dt:
|
01/18/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
08194519
|
Filing Dt:
|
02/10/1994
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE WITH SELF-REFRESH CYCLE TIME DIRECTLY MEASURABLE AT DATA PIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/1995
|
Application #:
|
08243100
|
Filing Dt:
|
05/16/1994
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08280933
|
Filing Dt:
|
07/27/1994
|
|
Title:
|
METHOD OF FABRICATING A MICRO-TRENCH STORAGE CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
08281568
|
Filing Dt:
|
07/28/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING IMPROVED ISOLATION BETWEEN ELECTRODES, AND PROCESS FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08292005
|
Filing Dt:
|
08/17/1994
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE WITH SENSE AMPLIFIERS SERVING AS CACHE MEMORY INDEPENDENT OF ROW ADDRESS BUFFER UNIT FOR HIGH-SPEED SEQUENTIAL ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08317606
|
Filing Dt:
|
09/29/1994
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A BOUNDARY SCAN TEST CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08374990
|
Filing Dt:
|
01/19/1995
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
08408788
|
Filing Dt:
|
03/23/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH RECESSED ARRAY REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08476765
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08509235
|
Filing Dt:
|
07/31/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08562224
|
Filing Dt:
|
11/28/1995
|
|
Title:
|
PROCESS OF FABRICATING DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING STORAGE CAPACITOR LOW IN CONTACT RESISTANCE AND SMALL IN LEAKAGE CURRENT THROUGH TANTALUM OXIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08607977
|
Filing Dt:
|
02/29/1996
|
|
Title:
|
DYNAMIC MEMORY DEVICE, A MEMORY MODULE, AND A METHOD OF REFRESHING A DYNAMIC MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08648673
|
Filing Dt:
|
05/16/1996
|
|
Title:
|
ALIGNMENT ACCURACY CHECK PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08651375
|
Filing Dt:
|
05/22/1996
|
|
Title:
|
INTEGRATED CIRCUIT CHIPS WITH MULTIPLEXED INPUT/OUTPUT PADS AND METHODS OF OPERATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08712875
|
Filing Dt:
|
09/12/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING EXTENDED MARGIN IN LATCHING INPUT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08719880
|
Filing Dt:
|
09/25/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF STORING HIGH POTENTIAL LEVEL OF DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08749855
|
Filing Dt:
|
11/15/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DUMMY WIRING CONDUCTORS FOR SUPPRESSING HEAT-TREATMENT-INDUCED SHIFITNG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
08754623
|
Filing Dt:
|
11/21/1996
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICES WITH CONTACT HOLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08762883
|
Filing Dt:
|
12/12/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF ACTIVATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08782400
|
Filing Dt:
|
01/13/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A CONSTANT DELAY-TIME CICUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08785417
|
Filing Dt:
|
01/23/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A LEAKAGE CURRENT REDUCTION MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08790055
|
Filing Dt:
|
01/28/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08797051
|
Filing Dt:
|
02/10/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08805273
|
Filing Dt:
|
02/25/1997
|
|
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR MEMORY DEVICE HAVING A TRENCH GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08806420
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
METHOD OF PRODUCING CYLINDRICAL STORAGE NODE OF STACKED CAPACITOR IN MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08806512
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
SMALL-SIZED MULTI-VALUED SEMICONDUCTOR MEMORY DEVICE WITH COUPLED CAPACITORS BETWEEN DIVIDED BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08823688
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
SINGLE-CHIP SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY (DRAM) SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
08825053
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH MEMORY CELL HAVING A STORAGE CAPACITOR WITH A PLURALITY OF CONCENTRIC STORAGE ELECTRODES FORMED IN AN INSULATING LAYER AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08857443
|
Filing Dt:
|
05/16/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING TWO OR MORE BONDING OPTION PADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08893568
|
Filing Dt:
|
07/11/1997
|
|
Title:
|
RANDOM ACCESS MEMORY WITH PLURAL SIMULTANEOUSLY OPERABLE BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08903173
|
Filing Dt:
|
07/30/1997
|
|
Title:
|
DRAM COMPOSED OF OPEN-BIT-LINE TYPE CAPACITOR-OVER-BIT-LINE STRUCTURE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08906824
|
Filing Dt:
|
08/06/1997
|
|
Title:
|
TEST MODE POWER CIRCUIT FOR INTEGRATED-CIRCUITS CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08907946
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY HAVING A REDUCED NUMBER OF REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08917706
|
Filing Dt:
|
08/26/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING VOLTAGE CONVERTER EFFECTIVE AT LOW OPERATIONAL VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08951734
|
Filing Dt:
|
10/15/1997
|
|
Title:
|
DYNAMIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
08979685
|
Filing Dt:
|
11/26/1997
|
|
Title:
|
WIRING STRUCTURE WITH DIVIDED WIRING CONDUCTORS TO ACHIEVE PLANARITY IN AN OVERLYING SOG LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08985425
|
Filing Dt:
|
12/05/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF ACTIVATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09023880
|
Filing Dt:
|
02/13/1998
|
|
Title:
|
DYNAMIC RAM HAVING WORD LINE VOLTAGE INTERMITTENTLY BOOSTED IN SYNCHRONISM WITH AN EXTERNAL CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09035267
|
Filing Dt:
|
03/05/1998
|
|
Title:
|
DYNAMIC RAM PROVIDED WITH A DEFECT RELIEF CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09084251
|
Filing Dt:
|
05/26/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09095101
|
Filing Dt:
|
06/10/1998
|
|
Title:
|
LARGE SCALE INTEGRATED CIRCUIT WITH SENSE AMPLIFIER CIRCUITS FOR LOW VOLTAGE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09096456
|
Filing Dt:
|
06/11/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09101009
|
Filing Dt:
|
02/08/1999
|
|
Title:
|
DYNAMIC RAM, SEMICONDUCTOR STORAGE DEVICE, AND SEMICONDUCTOR INTEGRATED CIRCUIT DIVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09109181
|
Filing Dt:
|
07/02/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, SEMICONDUCTOR MEMORY SYSTEM AND CLOCK SYNCHRONOUS CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09113500
|
Filing Dt:
|
07/10/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH CHIP SIZE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
09120507
|
Filing Dt:
|
07/23/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING BURN-IN TEST FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09125545
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
FERROELECTRIC MEMORY DEVICE HAVING TWO COLUMNS OF MEMORY CELLS PRECHARGED TO SEPARATE VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09141300
|
Filing Dt:
|
08/27/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD WITH IMPROVED FLAT SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09141563
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09182514
|
Filing Dt:
|
10/30/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH A REDUNDANT DECODER HAVING A SMALL SCALE IN CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09216978
|
Filing Dt:
|
12/21/1998
|
|
Title:
|
"STACK ARRRANGEMENT FOR TWO SEMICONDUCTOR MEMORY CHIPS AND PRINTED BOARD FOR ACCEPTING A PURALITY OF SUCH STACK ARRANGEMENTS"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09243973
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
PROGRAM/ERASE ENDURANCE OF EEPROM MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09243974
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
REDUNDANCY METHOD AND STRUCTURE FOR 2-BIT NON-VOLATILE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09243976
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
BIT LINE CONTROL CIRCUIT FOR A MEMORY ARRAY USING 2-BIT NON-VOLATILE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09244317
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
EEPROM ARRAY USING 2-BIT NON-VOLATILE MEMORY CELLS WITH SERIAL READ OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09244529
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
EEPROM ARRAY USING 2-BIT NON-VOLATILE MEMORY CELLS AND METHOD OF IMPLEMENTING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09247926
|
Filing Dt:
|
02/11/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
PROCESS FOR FABRICATING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING POLYCIDE LINE AND IMPURITY REGION RESPECTIVELY EXPOSED TO CONTACT HOLES DIFFERENT IN DEPTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09258059
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
PROGRAMMABLE CONFIGURATION FOR EEPROMS INCLUDING 2-BIT NON-VOLATILE MEMORY CELL ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09285681
|
Filing Dt:
|
04/05/1999
|
|
Title:
|
SEMICONDUCTOR PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09299839
|
Filing Dt:
|
04/26/1999
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09337791
|
Filing Dt:
|
06/22/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09340979
|
Filing Dt:
|
06/28/1999
|
|
Title:
|
AREA EFFICIENT COLUMN SELECT CIRCUITRY FOR 2-BIT NON-VOLATILE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09345738
|
Filing Dt:
|
07/01/1999
|
|
Title:
|
A SEMICONDUCTOR MEMORY DEVICE INCLUDING A CLOCKING CIRCUIT FOR CONTROLLING THE READ CIRCUIT OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
09349761
|
Filing Dt:
|
07/09/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT WITH MEMORY REDUNDANCY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09381345
|
Filing Dt:
|
09/20/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITRY AND METHOD FOR MANUFACTURING THE SAME CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09382329
|
Filing Dt:
|
08/24/1999
|
|
Title:
|
PROCESS FOR MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09390682
|
Filing Dt:
|
09/07/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD FOR PRODUCTION OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09420779
|
Filing Dt:
|
10/19/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUNDANCY CIRCUIT HAVING A REFERENCE RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09437010
|
Filing Dt:
|
11/09/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY HAVING IMPROVED REGISTER ARRAY ACCESS SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09446302
|
Filing Dt:
|
04/14/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
09453171
|
Filing Dt:
|
12/02/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND A MEMORY SYSTEM INCLUDING A PLURALITY OF IC CHIPS IN A COMMON PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09471504
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09480489
|
Filing Dt:
|
01/11/2000
|
|
Title:
|
Semiconductor integrated circuit device equipped with power make-up circuit used in burn-in test after packaging and method for testing the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09496376
|
Filing Dt:
|
02/02/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING INTERCONNECTION IMPLEMENTED BY REFRACTORY METAL NITRIDE LAYER AND REFRACTORY METAL SILICIDE LAYER AND PROCESS OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09497280
|
Filing Dt:
|
02/02/2000
|
|
Title:
|
Semiconductor integrated circuit device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09515833
|
Filing Dt:
|
02/29/2000
|
|
Title:
|
Semiconductor storage device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09546178
|
Filing Dt:
|
04/10/2000
|
|
Title:
|
Semiconductor memory device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09560724
|
Filing Dt:
|
04/28/2000
|
|
Title:
|
Phase control circuit, semiconductor device and semiconductor memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09561439
|
Filing Dt:
|
04/28/2000
|
|
Title:
|
REDUNDANT ADDRESS SETTING CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09568747
|
Filing Dt:
|
05/11/2000
|
|
Title:
|
Semiconductor memory device in which use of cache can be selected
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09569876
|
Filing Dt:
|
05/12/2000
|
|
Title:
|
DIRECTIONAL COUPLING MEMORY MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09573609
|
Filing Dt:
|
05/19/2000
|
|
Title:
|
Semiconductor integrated circuits with power reduction mechanism
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09603508
|
Filing Dt:
|
06/26/2000
|
|
Title:
|
Synchronous type semiconductor memory system with less power consumption
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09646010
|
Filing Dt:
|
09/12/2000
|
|
Title:
|
Data transmitter
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09656477
|
Filing Dt:
|
09/06/2000
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY (DRAM) CAPABLE OF CANCELING OUT COMPLEMENTARY NOISE DEVELOPED IN PLATE ELECTRODES OF MEMORY CELL CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09657839
|
Filing Dt:
|
09/07/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
