Total properties:
259
Page
2
of
3
Pages:
1 2 3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09666598
|
Filing Dt:
|
09/20/2000
|
|
Title:
|
Phase control circuit, semiconductor device and semiconductor memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09679805
|
Filing Dt:
|
10/05/2000
|
|
Title:
|
CHIP SCALE PACKAGE IN WHICH LAYOUT OF WIRING LINES IS IMPROVED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09689664
|
Filing Dt:
|
10/13/2000
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE OF DDR CONFIGURATION HAVING IMPROVEMENT IN GLITCH IMMUNITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09705837
|
Filing Dt:
|
11/06/2000
|
|
Title:
|
DYNAMIC RAM AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09706689
|
Filing Dt:
|
11/07/2000
|
|
Title:
|
Non-volatile multi-level semiconductor flash memory device and method of driving same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
09708450
|
Filing Dt:
|
11/09/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING SPACED-APART ELECTRODES AND THE METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09724195
|
Filing Dt:
|
11/28/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09725107
|
Filing Dt:
|
11/29/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE USING OPEN DATA LINE ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09730611
|
Filing Dt:
|
12/05/2000
|
|
Title:
|
Content-addressable memory for virtual ground flash architectures
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09741419
|
Filing Dt:
|
12/21/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
|
Title:
|
Virtual channel synchronous dynamic random access memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09750038
|
Filing Dt:
|
12/29/2000
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2001
| | | | |
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY IN SWITCH MOSFETs BETWEEN SENSE AMPLIFIERS AND BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09755170
|
Filing Dt:
|
01/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY (RAM), SEMICONDUCTOR STORAGE DEVICE, AND SEMICONDUCTOR INTEGRATED CIRCUIT (IC) DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09767830
|
Filing Dt:
|
01/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND PROCESS FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09802842
|
Filing Dt:
|
03/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
|
Title:
|
MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09805167
|
Filing Dt:
|
03/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
|
Title:
|
DYNAMIC RAM AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09811400
|
Filing Dt:
|
03/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
A SEMICONDUCTOR MEMORY DEVICE HAVING IMPROVED ARRANGEMENT FOR REPLACING FAILED BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09811529
|
Filing Dt:
|
03/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY PRODUCTION SYSTEM AND SEMICONDUCTOR MEMORY PRODUCTION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09813684
|
Filing Dt:
|
03/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09821336
|
Filing Dt:
|
03/28/2001
|
|
Title:
|
Symmetrical non-volatile memory array architecture without neighbor effect
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
09826179
|
Filing Dt:
|
04/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
|
Title:
|
DLL CIRCUIT AND METHOD OF GENERATING TIMING SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
09830362
|
Filing Dt:
|
04/25/2001
|
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE AND TEST SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09832666
|
Filing Dt:
|
04/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR INSPECTING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09832853
|
Filing Dt:
|
04/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09833974
|
Filing Dt:
|
04/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
|
Title:
|
DIFFERENTIAL AMPLIFIER CIRCUIT WITH OFFSET CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09854626
|
Filing Dt:
|
05/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
|
Title:
|
STACKED SEMICONDUCTOR DEVICE INCLUDING IMPROVED LEAD FRAME ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
09864338
|
Filing Dt:
|
05/25/2001
|
|
Title:
|
LARGE SCALE INTEGRATED CIRCUIT WITH SENSE AMPLIFIER CIRCUITS FOR LOW VOLTAGE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09866628
|
Filing Dt:
|
05/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09871911
|
Filing Dt:
|
06/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09897997
|
Filing Dt:
|
07/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF OUTPUTTING AND INPUTTING DATA AT HIGH SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09899779
|
Filing Dt:
|
07/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND CONTROL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09903509
|
Filing Dt:
|
07/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09906809
|
Filing Dt:
|
07/18/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09911120
|
Filing Dt:
|
07/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR ACCESSING MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09923405
|
Filing Dt:
|
08/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
|
Title:
|
DATA STORING METHOD OF DYNAMIC RAM AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09925417
|
Filing Dt:
|
08/10/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09927277
|
Filing Dt:
|
08/09/2001
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING ERASE OPERATIONS OF A NON-VOLATILE MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09976956
|
Filing Dt:
|
10/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR ITS TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09982162
|
Filing Dt:
|
10/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING MEMORY CELLS EACH CAPABLE OF STORING THREE OR MORE VALUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09987531
|
Filing Dt:
|
11/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09987590
|
Filing Dt:
|
11/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
|
Title:
|
FERROELECTRIC MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
10024722
|
Filing Dt:
|
12/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
NON-VOLATILE MULTI-LEVEL SEMICONDUCTOR FLASH MEMORY DEVICE AND METHOD OF DRIVING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10044964
|
Filing Dt:
|
01/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10065128
|
Filing Dt:
|
09/19/2002
|
|
Title:
|
REFRESHING OF MULTI-PORT MEMORY IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10065195
|
Filing Dt:
|
09/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
REFRESH CONTROL CIRCUIT FOR ICS WITH A MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
10084514
|
Filing Dt:
|
02/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
DYNAMIC RAM-AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
10091488
|
Filing Dt:
|
03/07/2002
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
10097564
|
Filing Dt:
|
03/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
10103775
|
Filing Dt:
|
03/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
|
Title:
|
STACKED SEMICONDUCTOR DEVICE INCLUDING IMPROVED LEAD FRAME ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10103966
|
Filing Dt:
|
03/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
10105249
|
Filing Dt:
|
03/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
|
Title:
|
MEMORY MODULE INCLUDING MODULE DATA WIRINGS AVAILABLE AS A MEMORY ACCESS DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
10107139
|
Filing Dt:
|
03/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10191112
|
Filing Dt:
|
07/10/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
|
Title:
|
DIRECTIONAL COUPLING MEMORY MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10194224
|
Filing Dt:
|
07/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10205040
|
Filing Dt:
|
07/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
|
Title:
|
MEMORY MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10206823
|
Filing Dt:
|
07/29/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
|
Title:
|
REGISTER WITHOUT RESTRICTION OF NUMBER OF MOUNTED MEMORY DEVICES AND MEMORY MODULE HAVING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10210406
|
Filing Dt:
|
08/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
CALIBRATION METHOD AND MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10226019
|
Filing Dt:
|
08/23/2002
|
|
Title:
|
SEMICONDUCTOR DEVICE AND TIMING CONTROL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10226777
|
Filing Dt:
|
08/23/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
SEMICONDUCTOR APPARATUS CAPABLE OF PREVENTING OCCURRENCE OF MULTIPLE REFLECTION, DRIVING METHOD, AND SETTING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10227647
|
Filing Dt:
|
08/23/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
|
Title:
|
MEMORY DEVICE AND MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10227950
|
Filing Dt:
|
08/27/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
POWER CONTROLLING METHOD FOR SEMICONDUCTOR STORAGE DEVICE AND SEMICONDUCTOR STORAGE DEVICE EMPLOYING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10231794
|
Filing Dt:
|
08/29/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CONTROL METHOD AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10241986
|
Filing Dt:
|
09/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
INTERPOLATING CIRCUIT, DLL CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10242067
|
Filing Dt:
|
09/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND DELAY-LOCKED LOOP DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10279817
|
Filing Dt:
|
10/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
INPUT/OUTPUT CIRCUIT, REFERENCE-VOLTAGE GENERATING CIRCUIT, AND SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10309180
|
Filing Dt:
|
12/04/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
|
Title:
|
DYNAMIC RANDOM ACCESS MEMEORY (DRAM) CAPABLE OF CANCELING OUT COMPLEMENTARY NOISE DEVELOPED IN PLATE ELECTRODES OF MEMORY CELL CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10310623
|
Filing Dt:
|
12/05/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
|
Title:
|
METHOD OF VERIFYING A SEMICONDUCTOR INTEGRATED CIRCUIT APPARATUS, WHICH CAN SUFFICIENTLY EVALUATE A RELIABILITY OF A NON-DESTRUCTIVE FUSE MODULE AFTER IT IS ASSEMBLED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10317553
|
Filing Dt:
|
12/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
|
Title:
|
DYNAMIC SEMICONDUCTOR MEMORY DEVICE AND METHOD OF CONTROLLING REFRESH THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10320059
|
Filing Dt:
|
12/16/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
|
Title:
|
OUTPUT BUFFER CIRCUIT AND INTEGRATED SEMICONDUCTOR CIRCUIT DEVICE WITH SUCH OUTPUT BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
10337322
|
Filing Dt:
|
01/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10341933
|
Filing Dt:
|
01/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
|
Title:
|
APPARATUS AND METHOD OF HIGH SPEED CURRENT SENSING FOR LOW VOLTAGE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10370578
|
Filing Dt:
|
02/24/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/04/2003
| | | | |
|
Title:
|
REDUNDANCY ARCHITECTURE FOR REPAIRING SEMICONDUCTOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10379200
|
Filing Dt:
|
03/04/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2003
| | | | |
|
Title:
|
INPUT BUFFER CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10411700
|
Filing Dt:
|
04/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH AN IMPROVED MEMORY CELL STRUCTURE AND METHOD OF OPERATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10427090
|
Filing Dt:
|
04/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
|
Title:
|
MEMORY SYSTEM, MODULE AND REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10445522
|
Filing Dt:
|
05/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10446734
|
Filing Dt:
|
05/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10534049
|
Filing Dt:
|
05/06/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
|
Title:
|
SENSE AMPLIFIER FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10617040
|
Filing Dt:
|
07/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE PROVIDED WITH ERROR CORRECTING CODE CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10626532
|
Filing Dt:
|
07/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10627769
|
Filing Dt:
|
07/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
A SEMICONDUCTOR MEMORY DEVICE HAVING IMPROVED ARRANGEMENT FOR REPLACING FAILED BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10628517
|
Filing Dt:
|
07/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
|
Title:
|
MEMORY MODULE AND MEMORY SYSTEM HAVING AN EXPANDABLE SIGNAL TRANSMISSION, INCREASED SIGNAL TRANSMISSION AND/OR HIGH CAPACITY MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10647157
|
Filing Dt:
|
08/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
|
Title:
|
MEMORY SYSTEM AND DATA TRANSMISSION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10658396
|
Filing Dt:
|
09/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A HIERARCHICAL I/O STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10680239
|
Filing Dt:
|
10/08/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
|
Title:
|
DATA INVERSION CIRCUIT AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10714210
|
Filing Dt:
|
11/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE ADAPTIVE FOR USE CIRCUMSTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10753534
|
Filing Dt:
|
01/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
|
Title:
|
DATA STORING METHOD OF DYNAMIC RAM AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10808193
|
Filing Dt:
|
03/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
|
Title:
|
METHOD FOR FORMING A METAL OXIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10808285
|
Filing Dt:
|
03/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
|
Title:
|
METHOD OF DECIDING ERROR RATE AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10816187
|
Filing Dt:
|
04/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
|
Title:
|
SIGNAL TRANSMITTING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10817860
|
Filing Dt:
|
04/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10828189
|
Filing Dt:
|
04/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
MEMORY MODULE AND MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10842468
|
Filing Dt:
|
05/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
|
Title:
|
CELL LEAKAGE MONITORING CIRCUIT AND MONITORING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10901220
|
Filing Dt:
|
07/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
DELAY CIRCUIT AND DELAY SYNCHRONIZATION LOOP DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10979157
|
Filing Dt:
|
11/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
|
Title:
|
STACKED MEMORY, MEMORY MODULE AND MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10990990
|
Filing Dt:
|
11/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
|
Title:
|
4N PRE-FETCH MEMORY DATA TRANSFER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10994412
|
Filing Dt:
|
11/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10995528
|
Filing Dt:
|
11/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
LATCH CIRCUIT AND SYNCHRONOUS MEMORY INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
11000005
|
Filing Dt:
|
12/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
INPUT/OUTPUT CIRCUIT, REFERENCE-VOLTAGE GENERATING CIRCUIT, AND SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
11004796
|
Filing Dt:
|
12/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
11019274
|
Filing Dt:
|
12/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY MODULE, MEMORY SYSTEM, CIRCUIT, SEMICONDUCTOR DEVICE, AND DIMM
|
|
