skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:030633/0424   Pages: 419
Recorded: 06/18/2013
Attorney Dkt #:CRS1-38770
Conveyance: SECURITY AGREEMENT
Total properties: 6079
Page 44 of 61
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61
1
Patent #:
8009658
Issue Dt:
08/30/2011
Application #:
12458051
Filing Dt:
06/30/2009
Publication #:
US20090268701
Pub Dt:
10/29/2009
Title:
METHOD FOR SHARING BANDWIDTH USING REDUCED DUTY CYCLE SIGNALS AND MEDIA ACCESS CONTROL
2
Patent #:
8588348
Issue Dt:
11/19/2013
Application #:
12459995
Filing Dt:
07/10/2009
Publication #:
US20110007780
Pub Dt:
01/13/2011
Title:
RECEIVER WITH AUTOMATIC GAIN CONTROL
3
Patent #:
8212159
Issue Dt:
07/03/2012
Application #:
12463966
Filing Dt:
05/11/2009
Publication #:
US20100282525
Pub Dt:
11/11/2010
Title:
CAPACITIVE TOUCHPAD METHOD USING MCU GPIO AND SIGNAL PROCESSING
4
Patent #:
7869558
Issue Dt:
01/11/2011
Application #:
12464581
Filing Dt:
05/12/2009
Publication #:
US20100290580
Pub Dt:
11/18/2010
Title:
METHOD AND APPARATUS FOR CALIBRATING A COUNTING CIRCUIT
5
Patent #:
8117483
Issue Dt:
02/14/2012
Application #:
12465028
Filing Dt:
05/13/2009
Publication #:
US20100293406
Pub Dt:
11/18/2010
Title:
METHOD TO CALIBRATE START VALUES FOR WRITE LEVELING IN A MEMORY SYSTEM
6
Patent #:
7975183
Issue Dt:
07/05/2011
Application #:
12466777
Filing Dt:
05/15/2009
Publication #:
US20100293416
Pub Dt:
11/18/2010
Title:
DYNAMIC DEBUGGING OF PLATFORM TRANSACTIONS VIA CONTEXT AWARE TRANSACTIONAL DEBUG MARKING
7
Patent #:
7898353
Issue Dt:
03/01/2011
Application #:
12466987
Filing Dt:
05/15/2009
Publication #:
US20100289538
Pub Dt:
11/18/2010
Title:
CLOCK CONDITIONING CIRCUIT
8
Patent #:
7984655
Issue Dt:
07/26/2011
Application #:
12467306
Filing Dt:
05/18/2009
Publication #:
US20090314098
Pub Dt:
12/24/2009
Title:
ENTRAPMENT DETECTION AND PREVENTION DEVICE FOR OPENING/CLOSING MECHANISM
9
Patent #:
8304271
Issue Dt:
11/06/2012
Application #:
12469326
Filing Dt:
05/20/2009
Publication #:
US20100295100
Pub Dt:
11/25/2010
Title:
INTEGRATED CIRCUIT HAVING A BULK ACOUSTIC WAVE DEVICE AND A TRANSISTOR
10
Patent #:
8379846
Issue Dt:
02/19/2013
Application #:
12469868
Filing Dt:
05/21/2009
Publication #:
US20100296651
Pub Dt:
11/25/2010
Title:
ENCRYPTION APPARATUS AND METHOD THEREFOR
11
Patent #:
8115499
Issue Dt:
02/14/2012
Application #:
12470729
Filing Dt:
05/22/2009
Publication #:
US20100295559
Pub Dt:
11/25/2010
Title:
DEVICE WITH PROXIMITY DETECTION CAPABILITY
12
Patent #:
7778030
Issue Dt:
08/17/2010
Application #:
12471358
Filing Dt:
05/23/2009
Title:
METHOD FOR COOLING USING IMPINGING JET CONTROL
13
Patent #:
7868449
Issue Dt:
01/11/2011
Application #:
12471409
Filing Dt:
05/25/2009
Publication #:
US20100295169
Pub Dt:
11/25/2010
Title:
SEMICONDUCTOR SUBSTRATE AND METHOD OF CONNECTING SEMICONDUCTOR DIE TO SUBSTRATE
14
Patent #:
8010854
Issue Dt:
08/30/2011
Application #:
12473934
Filing Dt:
05/28/2009
Publication #:
US20100306604
Pub Dt:
12/02/2010
Title:
METHOD AND CIRCUIT FOR BROWNOUT DETECTION IN A MEMORY SYSTEM
15
Patent #:
7972913
Issue Dt:
07/05/2011
Application #:
12474038
Filing Dt:
05/28/2009
Publication #:
US20100301400
Pub Dt:
12/02/2010
Title:
METHOD FOR FORMING A SCHOTTKY DIODE
16
Patent #:
8009489
Issue Dt:
08/30/2011
Application #:
12474078
Filing Dt:
05/28/2009
Publication #:
US20100302837
Pub Dt:
12/02/2010
Title:
MEMORY WITH READ CYCLE WRITE BACK
17
Patent #:
8380779
Issue Dt:
02/19/2013
Application #:
12474451
Filing Dt:
05/29/2009
Publication #:
US20100306302
Pub Dt:
12/02/2010
Title:
TECHNIQUE FOR DETERMINING IF A LOGICAL SUM OF A FIRST OPERAND AND A SECOND OPERAND IS THE SAME AS A THIRD OPERAND
18
Patent #:
8030173
Issue Dt:
10/04/2011
Application #:
12475056
Filing Dt:
05/29/2009
Publication #:
US20100304548
Pub Dt:
12/02/2010
Title:
SILICON NITRIDE HARDSTOP ENCAPSULATION LAYER FOR STI REGION
19
Patent #:
8319283
Issue Dt:
11/27/2012
Application #:
12475232
Filing Dt:
05/29/2009
Publication #:
US20100301403
Pub Dt:
12/02/2010
Title:
LATERALLY DIFFUSED METAL OXIDE SEMICONDUCTOR (LDMOS) DEVICE WITH MULTIPLE GATES AND DOPED REGIONS
20
Patent #:
8319504
Issue Dt:
11/27/2012
Application #:
12475251
Filing Dt:
05/29/2009
Publication #:
US20100301875
Pub Dt:
12/02/2010
Title:
TUNER CHARACTERIZATION METHODS AND APPARATUS
21
Patent #:
8239745
Issue Dt:
08/07/2012
Application #:
12476266
Filing Dt:
06/02/2009
Publication #:
US20100306633
Pub Dt:
12/02/2010
Title:
PARITY DATA ENCODER FOR SERIAL COMMUNICATION
22
Patent #:
8156265
Issue Dt:
04/10/2012
Application #:
12476586
Filing Dt:
06/02/2009
Publication #:
US20100306483
Pub Dt:
12/02/2010
Title:
DATA PROCESSOR COUPLED TO A SEQUENCER CIRCUIT THAT PROVIDES EFFICIENT SCALABLE QUEUING AND METHOD
23
Patent #:
8184812
Issue Dt:
05/22/2012
Application #:
12477560
Filing Dt:
06/03/2009
Publication #:
US20100313056
Pub Dt:
12/09/2010
Title:
SECURE COMPUTING DEVICE WITH MONOTONIC COUNTER AND METHOD THEREFOR
24
Patent #:
8004907
Issue Dt:
08/23/2011
Application #:
12479088
Filing Dt:
06/05/2009
Publication #:
US20100309736
Pub Dt:
12/09/2010
Title:
SRAM WITH READ AND WRITE ASSIST
25
Patent #:
7791367
Issue Dt:
09/07/2010
Application #:
12479093
Filing Dt:
06/05/2009
Title:
DRIVER WITH SELECTABLE OUTPUT IMPEDANCE
26
Patent #:
7898323
Issue Dt:
03/01/2011
Application #:
12479140
Filing Dt:
06/05/2009
Publication #:
US20100308912
Pub Dt:
12/09/2010
Title:
AMPLIFYING CIRCUIT WITH OFFSET COMPENSATION
27
Patent #:
8136001
Issue Dt:
03/13/2012
Application #:
12479535
Filing Dt:
06/05/2009
Publication #:
US20100313092
Pub Dt:
12/09/2010
Title:
TECHNIQUE FOR INITIALIZING DATA AND INSTRUCTIONS FOR CORE FUNCTIONAL PATTERN GENERATION IN MULTI-CORE PROCESSOR
28
Patent #:
7902915
Issue Dt:
03/08/2011
Application #:
12479940
Filing Dt:
06/08/2009
Publication #:
US20100308900
Pub Dt:
12/09/2010
Title:
METHOD AND CIRCUIT FOR CHARGING AND DISCHARGING A CIRCUIT NODE
29
Patent #:
8324882
Issue Dt:
12/04/2012
Application #:
12480311
Filing Dt:
06/08/2009
Publication #:
US20100308793
Pub Dt:
12/09/2010
Title:
PHASE LOCKED LOOP DEVICE AND METHOD THEREOF
30
Patent #:
8509370
Issue Dt:
08/13/2013
Application #:
12480344
Filing Dt:
06/08/2009
Publication #:
US20100310030
Pub Dt:
12/09/2010
Title:
PHASE LOCKED LOOP DEVICE AND METHOD THEREOF
31
Patent #:
8099580
Issue Dt:
01/17/2012
Application #:
12480809
Filing Dt:
06/09/2009
Publication #:
US20100312957
Pub Dt:
12/09/2010
Title:
TRANSLATION LOOK-ASIDE BUFFER WITH A TAG MEMORY AND METHOD THEREFOR
32
Patent #:
7816948
Issue Dt:
10/19/2010
Application #:
12481319
Filing Dt:
06/09/2009
Title:
VOLTAGE TRANSLATOR
33
Patent #:
8008934
Issue Dt:
08/30/2011
Application #:
12481592
Filing Dt:
06/10/2009
Publication #:
US20100315109
Pub Dt:
12/16/2010
Title:
BURN-IN SYSTEM FOR ELECTRONIC DEVICES
34
Patent #:
7957218
Issue Dt:
06/07/2011
Application #:
12482509
Filing Dt:
06/11/2009
Publication #:
US20100315891
Pub Dt:
12/16/2010
Title:
MEMORY CONTROLLER WITH SKEW CONTROL AND METHOD
35
Patent #:
8386747
Issue Dt:
02/26/2013
Application #:
12483051
Filing Dt:
06/11/2009
Publication #:
US20100318761
Pub Dt:
12/16/2010
Title:
PROCESSOR AND METHOD FOR DYNAMIC AND SELECTIVE ALTERATION OF ADDRESS TRANSLATION
36
Patent #:
7872494
Issue Dt:
01/18/2011
Application #:
12483386
Filing Dt:
06/12/2009
Publication #:
US20100315119
Pub Dt:
12/16/2010
Title:
MEMORY CONTROLLER CALIBRATION
37
Patent #:
7893741
Issue Dt:
02/22/2011
Application #:
12483392
Filing Dt:
06/12/2009
Publication #:
US20100315141
Pub Dt:
12/16/2010
Title:
MULTIPLE-STAGE, SIGNAL EDGE ALIGNMENT APPARATUS AND METHODS
38
Patent #:
8413153
Issue Dt:
04/02/2013
Application #:
12483501
Filing Dt:
06/12/2009
Publication #:
US20100318996
Pub Dt:
12/16/2010
Title:
METHODS AND SYSTEMS FOR SHARING COMMON JOB INFORMATION
39
Patent #:
7880550
Issue Dt:
02/01/2011
Application #:
12483503
Filing Dt:
06/12/2009
Publication #:
US20100315171
Pub Dt:
12/16/2010
Title:
VOLTAGE TRANSLATION USING FEEDBACK TO ADJUST OUTPUT VOLTAGE RANGE
40
Patent #:
8090892
Issue Dt:
01/03/2012
Application #:
12483556
Filing Dt:
06/12/2009
Publication #:
US20100318716
Pub Dt:
12/16/2010
Title:
ORDERED QUEUE AND METHODS THEREFOR
41
Patent #:
8030983
Issue Dt:
10/04/2011
Application #:
12484425
Filing Dt:
06/15/2009
Publication #:
US20100316167
Pub Dt:
12/16/2010
Title:
COMMON MODE TRACKING RECEIVER
42
Patent #:
8700878
Issue Dt:
04/15/2014
Application #:
12485190
Filing Dt:
06/16/2009
Publication #:
US20100318752
Pub Dt:
12/16/2010
Title:
Event Triggered Memory Mapped Access
43
Patent #:
9058421
Issue Dt:
06/16/2015
Application #:
12485196
Filing Dt:
06/16/2009
Publication #:
US20100318972
Pub Dt:
12/16/2010
Title:
TRACE CORRELATION FOR PROFILING SUBROUTINES
44
Patent #:
8554967
Issue Dt:
10/08/2013
Application #:
12485579
Filing Dt:
06/16/2009
Publication #:
US20100318713
Pub Dt:
12/16/2010
Title:
Flow Control Mechanisms for Avoidance of Retries and/or Deadlocks in an Interconnect
45
Patent #:
8193560
Issue Dt:
06/05/2012
Application #:
12487031
Filing Dt:
06/18/2009
Publication #:
US20100320501
Pub Dt:
12/23/2010
Title:
VOLTAGE LIMITING DEVICES
46
Patent #:
8059482
Issue Dt:
11/15/2011
Application #:
12487791
Filing Dt:
06/19/2009
Publication #:
US20100322027
Pub Dt:
12/23/2010
Title:
MEMORY USING MULTIPLE SUPPLY VOLTAGES
47
Patent #:
8278960
Issue Dt:
10/02/2012
Application #:
12487798
Filing Dt:
06/19/2009
Publication #:
US20100320997
Pub Dt:
12/23/2010
Title:
METHOD AND CIRCUIT FOR MEASURING QUIESCENT CURRENT
48
Patent #:
7940545
Issue Dt:
05/10/2011
Application #:
12488624
Filing Dt:
06/22/2009
Publication #:
US20090316464
Pub Dt:
12/24/2009
Title:
LOW POWER READ SCHEME FOR READ ONLY MEMORY (ROM)
49
Patent #:
8040746
Issue Dt:
10/18/2011
Application #:
12488631
Filing Dt:
06/22/2009
Publication #:
US20090316465
Pub Dt:
12/24/2009
Title:
EFFICIENT WORD LINES, BIT LINE AND PRECHARGE TRACKING IN SELF-TIMED MEMORY DEVICE
50
Patent #:
8779790
Issue Dt:
07/15/2014
Application #:
12492531
Filing Dt:
06/26/2009
Publication #:
US20100327893
Pub Dt:
12/30/2010
Title:
PROBING STRUCTURE FOR EVALUATION OF SLOW SLEW-RATE SQUARE WAVE SIGNALS IN LOW POWER CIRCUITS
51
Patent #:
8006141
Issue Dt:
08/23/2011
Application #:
12494624
Filing Dt:
06/30/2009
Publication #:
US20100332931
Pub Dt:
12/30/2010
Title:
METHOD FOR SPEEDING UP SERIAL DATA TOLERANCE TESTING
52
Patent #:
7888186
Issue Dt:
02/15/2011
Application #:
12499788
Filing Dt:
07/08/2009
Publication #:
US20100317152
Pub Dt:
12/16/2010
Title:
METHOD FOR ASSEMBLING STACKABLE SEMICONDUCTOR PACKAGES
53
Patent #:
7859299
Issue Dt:
12/28/2010
Application #:
12500975
Filing Dt:
07/10/2009
Publication #:
US20110006804
Pub Dt:
01/13/2011
Title:
CIRCUIT FOR CONTROLLING DATA COMMUNICATION WITH SYNCHRONOUS STORAGE CIRCUITRY AND METHOD OF OPERATION
54
Patent #:
7973392
Issue Dt:
07/05/2011
Application #:
12501537
Filing Dt:
07/13/2009
Publication #:
US20100059868
Pub Dt:
03/11/2010
Title:
ELECTRONIC DEVICE AND METHOD FOR MANUFACTURING STRUCTURE FOR ELECTRONIC DEVICE
55
Patent #:
8669640
Issue Dt:
03/11/2014
Application #:
12502812
Filing Dt:
07/14/2009
Publication #:
US20110012232
Pub Dt:
01/20/2011
Title:
BIPOLAR TRANSISTOR
56
Patent #:
7808279
Issue Dt:
10/05/2010
Application #:
12503059
Filing Dt:
07/14/2009
Publication #:
US20100109707
Pub Dt:
05/06/2010
Title:
LOW POWER, SELF-GATED, PULSE TRIGGERED CLOCK GATING CELL
57
Patent #:
8237457
Issue Dt:
08/07/2012
Application #:
12503116
Filing Dt:
07/15/2009
Publication #:
US20110012629
Pub Dt:
01/20/2011
Title:
REPLACEMENT-GATE-COMPATIBLE PROGRAMMABLE ELECTRICAL ANTIFUSE
58
Patent #:
8278902
Issue Dt:
10/02/2012
Application #:
12503807
Filing Dt:
07/15/2009
Publication #:
US20110012575
Pub Dt:
01/20/2011
Title:
DC TO DC SWITCHING POWER CONVERTER CONTROLLER USING SPREAD SPECTRUM PWM
59
Patent #:
8228117
Issue Dt:
07/24/2012
Application #:
12503816
Filing Dt:
07/15/2009
Publication #:
US20110012674
Pub Dt:
01/20/2011
Title:
QUIET POWER UP AND POWER DOWN OF CLOSED LOOP DIGITAL PWM MODULATORS
60
Patent #:
8106604
Issue Dt:
01/31/2012
Application #:
12504335
Filing Dt:
07/16/2009
Publication #:
US20090273288
Pub Dt:
11/05/2009
Title:
LED DRIVER WITH DYNAMIC POWER MANAGEMENT
61
Patent #:
8174251
Issue Dt:
05/08/2012
Application #:
12504653
Filing Dt:
07/16/2009
Publication #:
US20090273323
Pub Dt:
11/05/2009
Title:
SERIES REGULATOR WITH OVER CURRENT PROTECTION CIRCUIT
62
Patent #:
7989965
Issue Dt:
08/02/2011
Application #:
12504654
Filing Dt:
07/16/2009
Publication #:
US20100279471
Pub Dt:
11/04/2010
Title:
UNDERFILL DISPENSING SYSTEM FOR INTEGRATED CIRCUITS
63
Patent #:
8305007
Issue Dt:
11/06/2012
Application #:
12504841
Filing Dt:
07/17/2009
Publication #:
US20110012519
Pub Dt:
01/20/2011
Title:
ANALOG-TO-DIGITAL CONVERTER WITH NON-UNIFORM ACCURACY
64
Patent #:
7834689
Issue Dt:
11/16/2010
Application #:
12507352
Filing Dt:
07/22/2009
Title:
MOS OPERATIONAL AMPLIFIER WITH CURRENT MIRRORING GAIN AND METHOD OF OPERATION
65
Patent #:
7948244
Issue Dt:
05/24/2011
Application #:
12507497
Filing Dt:
07/22/2009
Publication #:
US20090278551
Pub Dt:
11/12/2009
Title:
CAPACITIVE SENSORS INCLUDING GAIN AND ACTIVE-FILTERED SAMPLING STAGES
66
Patent #:
8413033
Issue Dt:
04/02/2013
Application #:
12509276
Filing Dt:
07/24/2009
Publication #:
US20110019781
Pub Dt:
01/27/2011
Title:
DEVICE AND METHOD FOR CALCULATING BACKWARD STATE METRICS OF A TRELLIS
67
Patent #:
8228080
Issue Dt:
07/24/2012
Application #:
12509279
Filing Dt:
07/24/2009
Publication #:
US20110018523
Pub Dt:
01/27/2011
Title:
DEVICE AND METHOD FOR CURRENT ESTIMATION
68
Patent #:
8255723
Issue Dt:
08/28/2012
Application #:
12509285
Filing Dt:
07/24/2009
Publication #:
US20110022869
Pub Dt:
01/27/2011
Title:
DEVICE HAVING MULTIPLE INSTRUCTION EXECUTION MODULES AND A MANAGEMENT METHOD
69
Patent #:
8350235
Issue Dt:
01/08/2013
Application #:
12509821
Filing Dt:
07/27/2009
Publication #:
US20110017926
Pub Dt:
01/27/2011
Title:
SEMICONDUCTOR INTRA-FIELD DOSE CORRECTION
70
Patent #:
8198737
Issue Dt:
06/12/2012
Application #:
12510274
Filing Dt:
07/28/2009
Publication #:
US20100314754
Pub Dt:
12/16/2010
Title:
METHOD OF FORMING WIRE BONDS IN SEMICONDUCTOR DEVICES
71
Patent #:
8177426
Issue Dt:
05/15/2012
Application #:
12510277
Filing Dt:
07/28/2009
Publication #:
US20110001546
Pub Dt:
01/06/2011
Title:
SUB-THRESHOLD CMOS TEMPERATURE DETECTOR
72
Patent #:
7655502
Issue Dt:
02/02/2010
Application #:
12510369
Filing Dt:
07/28/2009
Publication #:
US20090286390
Pub Dt:
11/19/2009
Title:
METHOD OF PACKAGING A SEMICONDUCTOR DEVICE AND A PREFABRICATED CONNECTOR
73
Patent #:
7956679
Issue Dt:
06/07/2011
Application #:
12511076
Filing Dt:
07/29/2009
Publication #:
US20110025419
Pub Dt:
02/03/2011
Title:
DIFFERENTIAL AMPLIFIER WITH OFFSET VOLTAGE TRIMMING
74
Patent #:
7833858
Issue Dt:
11/16/2010
Application #:
12511849
Filing Dt:
07/29/2009
Publication #:
US20090286372
Pub Dt:
11/19/2009
Title:
SUPERJUNCTION TRENCH DEVICE FORMATION METHODS
75
Patent #:
8063810
Issue Dt:
11/22/2011
Application #:
12512576
Filing Dt:
07/30/2009
Publication #:
US20110025541
Pub Dt:
02/03/2011
Title:
UNFOLDING VCO-BASED QUANTIZATION CIRCUIT
76
Patent #:
NONE
Issue Dt:
Application #:
12512616
Filing Dt:
07/30/2009
Publication #:
US20090302440
Pub Dt:
12/10/2009
Title:
NOISE ISOLATION BETWEEN CIRCUIT BLOCKS IN AN INTEGRATED CIRCUIT CHIP
77
Patent #:
8130014
Issue Dt:
03/06/2012
Application #:
12513084
Filing Dt:
04/30/2009
Publication #:
US20100073043
Pub Dt:
03/25/2010
Title:
NETWORK AND METHOD FOR SETTING A TIME-BASE OF A NODE IN THE NETWORK
78
Patent #:
8060654
Issue Dt:
11/15/2011
Application #:
12513089
Filing Dt:
04/30/2009
Publication #:
US20100001770
Pub Dt:
01/07/2010
Title:
NETWORK AND METHOD FOR SETTING A TIME-BASE OF A NODE IN THE NETWORK
79
Patent #:
8134384
Issue Dt:
03/13/2012
Application #:
12514005
Filing Dt:
05/07/2009
Publication #:
US20100001755
Pub Dt:
01/07/2010
Title:
METHOD FOR TESTING NOISE IMMUNITY OF AN INTEGRATED CIRCUIT AND A DEVICE HAVING NOISE IMMUNITY TESTING CAPABILITIES
80
Patent #:
8006015
Issue Dt:
08/23/2011
Application #:
12514007
Filing Dt:
05/07/2009
Publication #:
US20100250806
Pub Dt:
09/30/2010
Title:
DEVICE AND METHOD FOR MANAGING ACCESS REQUESTS
81
Patent #:
8307227
Issue Dt:
11/06/2012
Application #:
12514039
Filing Dt:
05/07/2009
Publication #:
US20100004828
Pub Dt:
01/07/2010
Title:
DATA COMMUNICATION SYSTEM AND METHOD
82
Patent #:
8812931
Issue Dt:
08/19/2014
Application #:
12515242
Filing Dt:
05/15/2009
Publication #:
US20100058144
Pub Dt:
03/04/2010
Title:
MEMORY SYSTEM WITH ECC-UNIT AND FURTHER PROCESSING ARRANGEMENT
83
Patent #:
9058203
Issue Dt:
06/16/2015
Application #:
12515634
Filing Dt:
05/20/2009
Publication #:
US20100058302
Pub Dt:
03/04/2010
Title:
SYSTEM, APPARATUS AND METHOD FOR TRANSLATING DATA
84
Patent #:
8452553
Issue Dt:
05/28/2013
Application #:
12516319
Filing Dt:
05/26/2009
Publication #:
US20100114508
Pub Dt:
05/06/2010
Title:
DEVICE AND METHOD FOR TESTING A CIRCUIT
85
Patent #:
8234452
Issue Dt:
07/31/2012
Application #:
12516742
Filing Dt:
05/28/2009
Publication #:
US20100070713
Pub Dt:
03/18/2010
Title:
DEVICE AND METHOD FOR FETCHING INSTRUCTIONS
86
Patent #:
8942186
Issue Dt:
01/27/2015
Application #:
12518845
Filing Dt:
06/11/2009
Publication #:
US20100027493
Pub Dt:
02/04/2010
Title:
TRANSMISSION AND RECEPTION CHANNEL SELECTION FOR COMMUNICATING BETWEEN A TRANSMITTER UNIT AND A RECEIVER UNIT
87
Patent #:
8311494
Issue Dt:
11/13/2012
Application #:
12518852
Filing Dt:
06/11/2009
Publication #:
US20100014570
Pub Dt:
01/21/2010
Title:
TEST UNIT FOR TESTING THE FREQUENCY CHARACTERISTIC OF A TRANSMITTER
88
Patent #:
8040643
Issue Dt:
10/18/2011
Application #:
12518929
Filing Dt:
06/12/2009
Publication #:
US20100020450
Pub Dt:
01/28/2010
Title:
POWER SUPPLY SWITCHING APPARATUS WITH SEVERE OVERLOAD DETECTION
89
Patent #:
8341301
Issue Dt:
12/25/2012
Application #:
12521838
Filing Dt:
06/30/2009
Publication #:
US20100036976
Pub Dt:
02/11/2010
Title:
DEVICE AND METHOD FOR TESTING A DIRECT MEMORY ACCESS CONTROLLER
90
Patent #:
8379627
Issue Dt:
02/19/2013
Application #:
12521862
Filing Dt:
06/30/2009
Publication #:
US20100034192
Pub Dt:
02/11/2010
Title:
WIRELESS COMMUNICATION DEVICE, INTEGRATED CIRCUIT AND METHOD OF TIMING SYNCHRONISATION
91
Patent #:
8217448
Issue Dt:
07/10/2012
Application #:
12522033
Filing Dt:
07/02/2009
Publication #:
US20100109078
Pub Dt:
05/06/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SEMICONDUCTOR DEVICE
92
Patent #:
8368383
Issue Dt:
02/05/2013
Application #:
12522034
Filing Dt:
07/02/2009
Publication #:
US20100072979
Pub Dt:
03/25/2010
Title:
METHOD FOR TESTING A VARIABLE DIGITAL DELAY LINE AND A DEVICE HAVING VARIABLE DIGITAL DELAY LINE TESTING CAPABILITIES
93
Patent #:
7955929
Issue Dt:
06/07/2011
Application #:
12522036
Filing Dt:
07/02/2009
Publication #:
US20100001344
Pub Dt:
01/07/2010
Title:
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING AN ACTIVE AREA AND A TERMINATION AREA
94
Patent #:
8302036
Issue Dt:
10/30/2012
Application #:
12522038
Filing Dt:
07/02/2009
Publication #:
US20100077364
Pub Dt:
03/25/2010
Title:
METHOD AND APPARATUS FOR DESIGNING AN INTEGRATED CIRCUIT
95
Patent #:
8306172
Issue Dt:
11/06/2012
Application #:
12522043
Filing Dt:
07/02/2009
Publication #:
US20100111154
Pub Dt:
05/06/2010
Title:
ELECTRONIC DEVICE, INTEGRATED CIRCUIT AND METHOD THEREFOR
96
Patent #:
8473000
Issue Dt:
06/25/2013
Application #:
12522045
Filing Dt:
07/02/2009
Publication #:
US20100048239
Pub Dt:
02/25/2010
Title:
COMMUNICATION DEVICE, INTEGRATED CIRCUIT AND METHOD THEREFOR
97
Patent #:
8391415
Issue Dt:
03/05/2013
Application #:
12522047
Filing Dt:
07/02/2009
Publication #:
US20110142169
Pub Dt:
06/16/2011
Title:
ELECTRONIC DEVICE, INTEGRATED CIRCUIT AND METHOD FOR SELECTING OF AN OPTIMAL SAMPLING CLOCK PHASE
98
Patent #:
8693968
Issue Dt:
04/08/2014
Application #:
12523933
Filing Dt:
01/25/2010
Publication #:
US20100173601
Pub Dt:
07/08/2010
Title:
VERY LOW INTERMEDIATE FREQUENCY (VLIF) RECEIVER
99
Patent #:
8976849
Issue Dt:
03/10/2015
Application #:
12523934
Filing Dt:
03/09/2011
Publication #:
US20110182335
Pub Dt:
07/28/2011
Title:
CALIBRATION SIGNAL GENERATOR
100
Patent #:
8429321
Issue Dt:
04/23/2013
Application #:
12526306
Filing Dt:
08/07/2009
Publication #:
US20100011142
Pub Dt:
01/14/2010
Title:
REQUEST CONTROLLER, PROCESSING UNIT, METHOD FOR CONTROLLING REQUESTS AND COMPUTER PROGRAM PRODUCT
Assignor
1
FREESCALE SEMICONDUCTOR, INC.
Exec Dt:
05/21/2013
Assignee
1
CITIBANK, N.A., AS NOTES COLLATERAL AGENT
390 GREENWICH STREET
NEW YORK, NEW YORK 10013
Correspondence name and address
IP RESEARCH PLUS, INC.
21 TADCASTER CIRCLE
ATTN: PENELOPE J.A. AGODOA
WALDORF, MD 20602

Search Results as of: 05/27/2024 03:26 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT