skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:032606/0079   Pages: 15
Recorded: 04/03/2014
Attorney Dkt #:4920 (EX. B)
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 52
1
Patent #:
Issue Dt:
08/29/2006
Application #:
10745178
Filing Dt:
12/22/2003
Publication #:
Pub Dt:
06/23/2005
Title:
CONDUCTIVE MEMORY ARRAY HAVING PAGE MODE AND BURST MODE WRITE CAPABILITY
2
Patent #:
Issue Dt:
08/22/2006
Application #:
10745264
Filing Dt:
12/22/2003
Publication #:
Pub Dt:
06/23/2005
Title:
CONDUCTIVE MEMORY ARRAY HAVING PAGE MODE AND BURST MODE READ CAPABILITY
3
Patent #:
Issue Dt:
02/05/2008
Application #:
11342491
Filing Dt:
01/30/2006
Publication #:
Pub Dt:
07/27/2006
Title:
STORAGE CONTROLLER FOR MULTIPLE CONFIGURATIONS OF VERTICAL MEMORY
4
Patent #:
Issue Dt:
04/21/2009
Application #:
11449105
Filing Dt:
06/08/2006
Publication #:
Pub Dt:
12/13/2007
Title:
SERIAL MEMORY INTERFACE
5
Patent #:
Issue Dt:
11/17/2009
Application #:
11506385
Filing Dt:
08/18/2006
Publication #:
Pub Dt:
02/21/2008
Title:
MEMORY POWER MANAGEMENT
6
Patent #:
Issue Dt:
05/13/2008
Application #:
11583676
Filing Dt:
10/19/2006
Publication #:
Pub Dt:
04/24/2008
Title:
TWO-CYCLE SENSING IN A TWO-TERMINAL MEMORY ARRAY HAVING LEAKAGE CURRENT
7
Patent #:
Issue Dt:
07/27/2010
Application #:
11655599
Filing Dt:
01/19/2007
Publication #:
Pub Dt:
07/24/2008
Title:
FAST DATA ACCESS THROUGH PAGE MANIPULATION
8
Patent #:
Issue Dt:
10/12/2010
Application #:
11893644
Filing Dt:
08/16/2007
Publication #:
Pub Dt:
02/19/2009
Title:
MULTIPLE-TYPE MEMORY
9
Patent #:
Issue Dt:
04/24/2012
Application #:
11897726
Filing Dt:
08/31/2007
Publication #:
Pub Dt:
03/05/2009
Title:
MEMORY EMULATION IN AN IMAGE CAPTURE DEVICE
10
Patent #:
Issue Dt:
08/09/2011
Application #:
11897909
Filing Dt:
08/30/2007
Publication #:
Pub Dt:
03/05/2009
Title:
MEMORY EMULATION IN AN ELECTRONIC ORGANIZER
11
Patent #:
Issue Dt:
04/24/2012
Application #:
11974034
Filing Dt:
10/10/2007
Publication #:
Pub Dt:
04/16/2009
Title:
MEMORY EMULATION IN A CELLULAR TELEPHONE
12
Patent #:
Issue Dt:
09/22/2009
Application #:
11975275
Filing Dt:
10/17/2007
Publication #:
Pub Dt:
04/23/2009
Title:
MEMORY EMULATION USING RESISTIVITY-SENSITIVE MEMORY
13
Patent #:
Issue Dt:
12/15/2009
Application #:
11999376
Filing Dt:
12/04/2007
Publication #:
Pub Dt:
06/04/2009
Title:
PLANAR THIRD DIMENSIONAL MEMORY WITH MULTI-PORT ACCESS
14
Patent #:
Issue Dt:
09/14/2010
Application #:
12001335
Filing Dt:
12/10/2007
Publication #:
Pub Dt:
06/11/2009
Title:
INTEGRATED CIRCUITS AND METHODS TO COMPENSATE FOR DEFECTIVE MEMORY IN MULTIPLE LAYERS OF MEMORY
15
Patent #:
Issue Dt:
10/26/2010
Application #:
12004192
Filing Dt:
12/20/2007
Publication #:
Pub Dt:
06/25/2009
Title:
EMULATION OF A NAND MEMORY SYSTEM
16
Patent #:
Issue Dt:
09/13/2011
Application #:
12004292
Filing Dt:
12/19/2007
Publication #:
Pub Dt:
05/08/2008
Title:
COMBINED MEMORIES IN INTEGRATED CIRCUITS
17
Patent #:
Issue Dt:
07/06/2010
Application #:
12004737
Filing Dt:
12/21/2007
Publication #:
Pub Dt:
06/25/2009
Title:
MEDIA PLAYER WITH NON-VOLATILE MEMORY
18
Patent #:
Issue Dt:
01/19/2010
Application #:
12006970
Filing Dt:
01/08/2008
Title:
BUFFERING SYSTEMS FOR ACCESSING MULTIPLE LAYERS OF MEMORY IN INTEGRATED CIRCUITS
19
Patent #:
Issue Dt:
02/15/2011
Application #:
12008212
Filing Dt:
01/09/2008
Publication #:
Pub Dt:
07/09/2009
Title:
BUFFERING SYSTEMS METHODS FOR ACCESSING MULTIPLE LAYERS OF MEMORY IN INTEGRATED CIRCUITS
20
Patent #:
Issue Dt:
05/11/2010
Application #:
12012641
Filing Dt:
02/05/2008
Publication #:
Pub Dt:
08/06/2009
Title:
NON-VOLATILE REGISTER HAVING A MEMORY ELEMENT AND REGISTER LOGIC VERTICALLY CONFIGURED ON A SUBSTRATE
21
Patent #:
Issue Dt:
10/14/2008
Application #:
12074448
Filing Dt:
03/03/2008
Publication #:
Pub Dt:
07/03/2008
Title:
METHOD FOR TWO-CYCLE SENSING IN A TWO-TERMINAL MEMORY ARRAY HAVING LEAKAGE CURRENT
22
Patent #:
Issue Dt:
08/16/2011
Application #:
12315292
Filing Dt:
12/02/2008
Publication #:
Pub Dt:
06/25/2009
Title:
SOLID STATE DRIVE WITH NON-VOLATILE MEMORY FOR A MEDIA DEVICE
23
Patent #:
Issue Dt:
10/05/2010
Application #:
12315445
Filing Dt:
12/03/2008
Publication #:
Pub Dt:
04/23/2009
Title:
TRANSIENT STORAGE DEVICE EMULATION USING RESISTIVITY-SENSITIVE MEMORY
24
Patent #:
Issue Dt:
09/13/2011
Application #:
12384348
Filing Dt:
04/03/2009
Publication #:
Pub Dt:
08/06/2009
Title:
SERIAL MEMORY INTERFACE
25
Patent #:
Issue Dt:
01/25/2011
Application #:
12586059
Filing Dt:
09/16/2009
Publication #:
Pub Dt:
01/14/2010
Title:
MEMORY EMULATION USING RESISTIVITY SENSITIVE MEMORY
26
Patent #:
Issue Dt:
04/24/2012
Application #:
12586478
Filing Dt:
09/22/2009
Publication #:
Pub Dt:
06/24/2010
Title:
THIRD DIMENSIONAL MEMORY WITH COMPRESS ENGINE
27
Patent #:
Issue Dt:
10/23/2012
Application #:
12592319
Filing Dt:
11/23/2009
Publication #:
Pub Dt:
08/05/2010
Title:
NON-VOLATILE DUAL PORT THIRD DIMENSIONAL MEMORY
28
Patent #:
Issue Dt:
09/04/2012
Application #:
12592330
Filing Dt:
11/23/2009
Publication #:
Pub Dt:
09/16/2010
Title:
COLUMNAR REPLACEMENT OF DEFECTIVE MEMORY CELLS
29
Patent #:
Issue Dt:
06/14/2011
Application #:
12657385
Filing Dt:
01/19/2010
Publication #:
Pub Dt:
06/10/2010
Title:
BUFFERING SYSTEMS FOR ACCESSING MULTIPLE LAYERS OF MEMORY IN INTEGRATED CIRCUITS
30
Patent #:
Issue Dt:
11/23/2010
Application #:
12800289
Filing Dt:
05/11/2010
Publication #:
Pub Dt:
09/23/2010
Title:
THREE-DIMENSIONAL NON-VOLATILE REGISTER WITH AN OXYGEN-ION-BASED MEMORY ELEMENT AND A VERTICALLY-STACKED REGISTER LOGIC
31
Patent #:
Issue Dt:
08/16/2011
Application #:
12803809
Filing Dt:
07/06/2010
Publication #:
Pub Dt:
11/04/2010
Title:
MEDIA PLAYER WITH NON-VOLATILE MEMORY
32
Patent #:
Issue Dt:
11/16/2010
Application #:
12804630
Filing Dt:
07/26/2010
Publication #:
Pub Dt:
11/18/2010
Title:
FAST DATA ACCESS THROUGH PAGE MANIPULATION
33
Patent #:
Issue Dt:
03/08/2011
Application #:
12807836
Filing Dt:
09/14/2010
Publication #:
Pub Dt:
01/13/2011
Title:
INTEGRATED CIRCUITS AND METHODS TO COMPENSATE FOR DEFECTIVE NON-VOLATILE EMBEDDED MEMORY IN ONE OR MORE LAYERS OF VERTICALLY STACKED NON-VOLATILE EMBEDDED MEMORY
34
Patent #:
Issue Dt:
11/22/2011
Application #:
12924821
Filing Dt:
10/05/2010
Publication #:
Pub Dt:
02/03/2011
Title:
SYSTEM USING NON-VOLATILE RESISTIVITY-SENSITIVE MEMORY FOR EMULATION OF EMBEDDED FLASH MEMORY
35
Patent #:
Issue Dt:
02/15/2011
Application #:
12925062
Filing Dt:
10/12/2010
Publication #:
Pub Dt:
02/10/2011
Title:
ASIC INCLUDING VERTICALLY STACKED EMBEDDED NON-FLASH RE-WRITABLE NON-VOLATILE MEMORY
36
Patent #:
Issue Dt:
03/29/2011
Application #:
12925631
Filing Dt:
10/25/2010
Publication #:
Pub Dt:
02/24/2011
Title:
MEMORY DEVICE WITH VERTICALLY EMBEDDED NON-FLASH NON-VOLATILE MEMORY FOR EMULATION OF NAND FLASH MEMORY
37
Patent #:
Issue Dt:
06/14/2011
Application #:
12927795
Filing Dt:
11/23/2010
Title:
PROCESSOR INCLUDING VERTICALLY STACKED THIRD-DIMENSIONAL EMBEDDED RE-WRITEABLE NON-VOLATILE MEMORY AND REGISTERS
38
Patent #:
Issue Dt:
09/18/2012
Application #:
12931114
Filing Dt:
01/24/2011
Publication #:
Pub Dt:
05/19/2011
Title:
MEMORY EMULATION USING RESISTIVITY-SENSITIVE MEMORY
39
Patent #:
Issue Dt:
07/26/2011
Application #:
12931966
Filing Dt:
02/15/2011
Publication #:
Pub Dt:
06/16/2011
Title:
READ BUFFERING SYSTEMS FOR ACCESSING MULTIPLE LAYERS OF MEMORY IN INTEGRATED CIRCUITS
40
Patent #:
Issue Dt:
11/22/2011
Application #:
12931972
Filing Dt:
02/15/2011
Publication #:
Pub Dt:
06/09/2011
Title:
METHOD FOR ACCESSING VERTICALLY STACKED EMBEDDED NON-FLASH RE-WRITABLE NON-VOLATILE MEMORY
41
Patent #:
Issue Dt:
09/18/2012
Application #:
12932890
Filing Dt:
03/08/2011
Publication #:
Pub Dt:
07/07/2011
Title:
INTEGRATED CIRCUITS AND METHODS TO COMPENSATE FOR DEFECTIVE NON-VOLATILE EMBEDDED MEMORY IN ONE OR MORE LAYERS OF VERTICALLY STACKED NON-VOLATILE EMBEDDED MEMORY
42
Patent #:
Issue Dt:
11/22/2011
Application #:
13065823
Filing Dt:
03/29/2011
Publication #:
Pub Dt:
07/28/2011
Title:
MEMORY DEVICE WITH VERTICALLY EMBEDDED NON-FLASH NON-VOLATILE MEMORY FOR EMULATION OF NAND FLASH MEMORY
43
Patent #:
Issue Dt:
06/23/2015
Application #:
13134713
Filing Dt:
06/14/2011
Publication #:
Pub Dt:
10/06/2011
Title:
METHOD FOR READING A THIRD-DIMENSIONAL EMBEDDED RE-WRITEABLE NON-VOLATILE MEMORY AND REGISTERS
44
Patent #:
Issue Dt:
02/21/2012
Application #:
13134734
Filing Dt:
06/14/2011
Publication #:
Pub Dt:
10/06/2011
Title:
BUFFERING SYSTEMS FOR ACCESSING MULTIPLE LAYERS OF MEMORY IN INTEGRATED CIRCUITS
45
Patent #:
Issue Dt:
04/24/2012
Application #:
13191232
Filing Dt:
07/26/2011
Publication #:
Pub Dt:
11/17/2011
Title:
WRITE BUFFERING SYSTEMS FOR ACCESSING MULTIPLE LAYERS OF MEMORY IN INTEGRATED CIRCUITS
46
Patent #:
Issue Dt:
03/20/2012
Application #:
13224173
Filing Dt:
09/01/2011
Publication #:
Pub Dt:
12/22/2011
Title:
COMBINED MEMORIES IN INTEGRATED CIRCUITS
47
Patent #:
Issue Dt:
09/18/2012
Application #:
13303006
Filing Dt:
11/22/2011
Publication #:
Pub Dt:
03/22/2012
Title:
INTEGRATED CIRCUITS USING NON VOLATILE RESISTIVITY SENSITIVE MEMORY FOR EMULATION OF EMBEDDED FLASH MEMORY
48
Patent #:
Issue Dt:
10/16/2012
Application #:
13303012
Filing Dt:
11/22/2011
Publication #:
Pub Dt:
03/22/2012
Title:
SYSTEM INCLUDING VERTICALLY STACKED EMBEDDED NON FLASH RE WRITABLE NON VOLATILE MEMORY
49
Patent #:
Issue Dt:
08/28/2012
Application #:
13303016
Filing Dt:
11/22/2011
Publication #:
Pub Dt:
03/22/2012
Title:
MEMORY DEVICE WITH VERTICALLY EMBEDDED NON FLASH NON VOLATILE MEMORY FOR EMULATION OF NAND FLASH MEMORY
50
Patent #:
Issue Dt:
01/01/2013
Application #:
13425256
Filing Dt:
03/20/2012
Publication #:
Pub Dt:
07/12/2012
Title:
COMBINED MEMORIES IN INTEGRATED CIRCUITS
51
Patent #:
Issue Dt:
11/19/2013
Application #:
13455018
Filing Dt:
04/24/2012
Publication #:
Pub Dt:
08/16/2012
Title:
BUFFERING SYSTEMS FOR ACCESSING MULTIPLE LAYERS OF MEMORY IN INTEGRATED CIRCUITS
52
Patent #:
Issue Dt:
05/12/2015
Application #:
14053408
Filing Dt:
10/14/2013
Publication #:
Pub Dt:
07/17/2014
Title:
BUFFERING SYSTEMS FOR ACCESSING MULTIPLE LAYERS OF MEMORY IN INTEGRATED CIRCUITS
Assignor
1
Exec Dt:
03/17/2014
Assignee
1
2711 CENTERVILLE RD.
SUITE 400
WILMINGTON, DELAWARE 19808
Correspondence name and address
STOLOWITZ FORD COWGER LLP
1140 SW 11TH AVENUE
SUITE 400
PORTLAND, OR 97205

Search Results as of: 05/18/2024 09:13 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT