Total properties:
294
Page
1
of
3
Pages:
1 2 3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/1996
|
Application #:
|
07918819
|
Filing Dt:
|
07/22/1992
|
|
Title:
|
APPARATUS FOR DETECTING ANY SINGLE BIT ERROR, DETECTING ANY TWO BIT ERROR, AND DETECTING ANY THREE OR FOUR BIT ERROR IN A GROUP OF FOUR BITS FOR A 25- OR 64- BIT DATA WORD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/1995
|
Application #:
|
08063183
|
Filing Dt:
|
05/17/1993
|
|
Title:
|
UNIFIED FLOATING POINT AND INTEGER DATAPATH FOR A RISC PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08166969
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
DEBUG MODE FOR A SUPERSCALAR RISC PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08167005
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING SPLIT- LEVEL CACHES IN A MULI- PROCESSOR SYSTEM INCLUDING DATA LOSS AND DEADLOCK PREVENTION SCHEMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08167006
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
MECHANISM AND METHOD FOR INTEGER DIVIDE INVOLVING PRE-ALIGNMENT OF THE DIVISOR RELATIVE TO THE DIVIDEND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08168744
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
APPARATUS FOR PROCESSING INSTRUCTIONS IN A COMPUTING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08168822
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
VARIABLE PAGE SIZE TRANSLATION LOOKASIDE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08168832
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
MEMORY SYSTEM INCLUDING LOCAL AND GLOBAL CACHES FOR STORING FLOATING POINT AND INTEGER DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08172684
|
Filing Dt:
|
12/22/1993
|
|
Title:
|
CACHE MEMORY SYSTEM EMPLOYING VIRTUAL ADDRESS PRIMARY INSTRUCTION AND DATA CACHES AND PHYSICAL ADDRESS SECONDARY CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08212377
|
Filing Dt:
|
03/11/1994
|
|
Title:
|
HYBRID CACHE HAVING PHYSICAL-CACHE AND VIRTUAL-CACHE CHARACTERISTICS AND METHOD FOR ACCESSING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
08245200
|
Filing Dt:
|
05/17/1994
|
|
Title:
|
COMPACT DUAL FUNCTION ADDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08245983
|
Filing Dt:
|
05/17/1994
|
|
Title:
|
PRECISE TRANSLATION LOOKASIDE BUFFER ERROR DETECTION AND SHUTDOWN CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08324861
|
Filing Dt:
|
10/18/1994
|
|
Title:
|
RESCHEDULING CONFLICTING ISSUED INSTRUCTIONS BY DELAYING ONE CONFLICTING INSTRUCTION INTO THE SAME PIPELINE STAGE AS A THIRD NON-CONFLICTING INSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08378844
|
Filing Dt:
|
01/26/1995
|
|
Title:
|
SYSTEM FOR BOOTING COMPUTER FOR OPERATION IN EITHER ONE OF TWO BYTE-ORDER MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08379710
|
Filing Dt:
|
01/27/1995
|
|
Title:
|
SYSTEM AND METHOD FOR OBTAINING CORRECT BYTE ADDRESSES BY USING LOGICAL OPERATIONS ON 2 LEAST SIGNIFICANT BITS OF BYTE ADDRESS TO FACILITATE COMPATIBILITY BETWEEN COMPUTER ARCHITECTURES HAVING DIFFERENT MEMORY ORDERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08405622
|
Filing Dt:
|
03/15/1995
|
|
Title:
|
METHOD AND APPARATUS FOR REDUCING DELAYS FOLLOWING THE EXECUTION OF A BRANCH INSTRUCTION PIPELINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08410524
|
Filing Dt:
|
03/24/1995
|
|
Title:
|
CONSISTENTLY SPECIFYING WAY DESTINATIONS THROUGH PREFETCHING HINTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08449588
|
Filing Dt:
|
05/24/1995
|
|
Title:
|
METHOD AND APPARATUS FOR RESTARTING PIPELINE PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/1997
|
Application #:
|
08484313
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
SOFTWARE INVALIDATION IN A MULTIPLE LEVEL MULTIPLE CACHE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08487240
|
Filing Dt:
|
06/13/1995
|
|
Title:
|
CONFLICT RESOLUTION IN INTERLEAVED MEMORY SYSTEMS WITH MULTIPLE PARALLEL ACCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08491491
|
Filing Dt:
|
06/16/1995
|
|
Title:
|
RISC PROCESSOR HAVING IMPROVED INSTRUCTION FETCHING CAPABILITY AND UTILIZING ADDRESS BIT PREDECODING FOR A SEGMENTED CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08561914
|
Filing Dt:
|
11/22/1995
|
|
Title:
|
LOW-POWER, COMPACT DIGITAL LOGIC TOPOLOGY THAT FACILITATES LARGE FAN-IN AND HIGH-SPEED CIRCUIT PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08686363
|
Filing Dt:
|
07/24/1996
|
|
Title:
|
SYSTEM AND METHOD FOR FETCHING MULTIPLE GROUPS OF INSTRUCTIONS FROM AN INTSTRUCTION CACHE IN A RISC PROCESSOR SYSTEM FOR EXECUTION DURING SEPARATE CYCLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08696788
|
Filing Dt:
|
08/14/1996
|
|
Title:
|
METHOD FOR PREVENTING MULTI-LEVEL CACHE SYSTEM DEADLOCK IN A MULTI- PROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08781851
|
Filing Dt:
|
01/10/1997
|
|
Title:
|
INVALIDATING INSTRUCTIONS IN FETCHED INSTRUCTION BLOCKS UPON PREDICTED TWO-STEP BRANCH OPERATIONS WITH SECOND OPERATION RELATIVE TARGET ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08935369
|
Filing Dt:
|
09/22/1997
|
|
Title:
|
INSTRUCTION PREDICTION BASED ON FILTERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08947648
|
Filing Dt:
|
10/09/1997
|
|
Title:
|
METHOD FOR PROVIDING EXTENDED PRECISION IN SIMD VECTOR ARITHMETIC OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08947649
|
Filing Dt:
|
10/09/1997
|
|
Title:
|
ALIGNMENT AND ORDERING OF VECTOR ELEMENTS FOR SINGLE INSTRUCTION MULTIPLE DATA PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
08982244
|
Filing Dt:
|
12/01/1997
|
|
Title:
|
PREFETCHING HINTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09216017
|
Filing Dt:
|
12/16/1998
|
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
|
Title:
|
PRIORITIZED INSTRUCTION SCHEDULING FOR MULTI-STREAMING PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
09223046
|
Filing Dt:
|
12/30/1998
|
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
|
Title:
|
METHOD FOR PROVIDING EXTENDED PRECISION IN SIMD VECTOR ARITHMETIC OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09240012
|
Filing Dt:
|
01/27/1999
|
|
Title:
|
REGISTER TRANSFER UNIT FOR ELECTRONIC PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09263798
|
Filing Dt:
|
03/05/1999
|
|
Title:
|
ALIGNMENT AND ORDERING OF VECTOR ELEMENTS FOR SINGLE INSTRUCTION MULTIPLE DATA PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09273810
|
Filing Dt:
|
03/22/1999
|
|
Title:
|
INTERSTREAM CONTROL AND COMMUNICATIONS FOR MULTI-STREAMING DIGITAL PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09302246
|
Filing Dt:
|
04/29/1999
|
|
Title:
|
REGISTER FILE ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
09312302
|
Filing Dt:
|
05/14/1999
|
|
Title:
|
INTERRUPT AND EXCEPTION HANDLING FOR MULTI-STREAMING DIGITAL PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09318551
|
Filing Dt:
|
05/27/1999
|
|
Title:
|
LOW LATENCY SYSTEM BUS INTERFACE FOR MULTI-MASTER PROCESSING ENVIRONMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09363635
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
BRANCH PREDICTION ENTRY WITH TARGET LINE INDEX CALCULATED USING RELATIVE POSITION OF SECOND OPERATION OF TWO STEP BRANCH OPERATION IN A LINE OF INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
09363637
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
SYSTEM AND METHOD FOR IMPROVING THE ACCURACY OF RECIPROCAL SQUARE ROOT OPERATIONS PERFORMED BY A FLOATING-POINT UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
09364512
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
PROCESSOR WITH IMPROVED ACCURACY FOR MULTIPLY-ADD OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09364514
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
FLOATING-POINT PROCESSOR WITH IMPROVED INTERMEDIATE RESULT HANDLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
09364786
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
PROCESSOR HAVING A COMPARE EXTENSION OF AN INSTRUCTION SET ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09364787
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
PROCESSOR HAVING AN ARITHMETIC EXTENSION OF AN INSTRUCTION SET ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09364789
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
PROCESSOR HAVING A CONDITIONAL BRANCH EXTENSION OF AN INSTRUCTION SET ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09373091
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
SCALABLE ON-CHIP SYSTEM BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09373092
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
LOCKED READ/WRITE ON SEPARATE ADDRESS/DATA BUS USING WRITE BARRIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09373093
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
DATA RELEASE TO REDUCE LATENCY IN ON-CHIP SYSTEM BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09373094
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
COHERENT DATA APPARATUS FOR AN ON-CHIP SPLIT TRANSACTION SYSTEM BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09373095
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
BURST-CONFIGURABLE DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09383401
|
Filing Dt:
|
08/26/1999
|
|
Title:
|
OUTPUT SYNCHRONIZATION-FREE, HIGH-FANIN DYNAMIC NOR GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09494488
|
Filing Dt:
|
01/31/2000
|
|
Title:
|
SCRATCHPAD RAM MEMORY ACCESSIBLE IN PARALLEL TO A PRELIMARY CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09517272
|
Filing Dt:
|
03/02/2000
|
|
Title:
|
METHOD AND APPARATUS FOR TRACKING AND UPDATE OF LRU ALGORITHM USING VECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09544352
|
Filing Dt:
|
04/06/2000
|
|
Title:
|
Instruction prediction based on filtering
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
09577238
|
Filing Dt:
|
05/23/2000
|
|
Title:
|
FLOATING-POINT PROCESSOR WITH OPERATING MODE HAVING IMPROVED ACCURACY AND HIGH PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
09586115
|
Filing Dt:
|
06/02/2000
|
|
Title:
|
WIRE-SPEED MULTI-DIMENSIONAL PACKET CLASSIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
09591510
|
Filing Dt:
|
06/12/2000
|
|
Title:
|
Data transfer bus communication using single request to perform command and return data to destination indicated in context to allow thread context switch
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
09592106
|
Filing Dt:
|
06/12/2000
|
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING ATOMICITY OF MEMORY OPERATIONS IN DYNAMIC MULTI-STREAMING PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
09595776
|
Filing Dt:
|
06/16/2000
|
|
Title:
|
INSTRUCTION FETCHING SYSTEM IN A MULTITHREADED PROCESSOR UTILIZING CACHE MISS PREDICTIONS TO FETCH INSTRUCTIONS FROM MULTIPLE HARDWARE STREAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
09602279
|
Filing Dt:
|
06/23/2000
|
|
Title:
|
BACKGROUND MEMORY MANAGER THAT DETERMINES IF DATA STRUCTURES FITS IN MEMORY WITH MEMORY STATE TRANSACTIONS MAP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
09608750
|
Filing Dt:
|
06/30/2000
|
|
Title:
|
METHODS AND APPARATUS FOR MANAGING A BUFFER OF EVENTS IN THE BACKGROUND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
09616385
|
Filing Dt:
|
07/14/2000
|
|
Title:
|
METHODS AND APPARATUS FOR IMPROVING FETCHING AND DISPATCH OF INSTRUCTIONS IN MULTITHREADED PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
09637500
|
Filing Dt:
|
08/11/2000
|
|
Title:
|
HIGH PERFORMANCE RISC INSTRUCTION SET DIGITAL SIGNAL PROCESSOR HAVING CIRCULAR BUFFER AND LOOPING CONTROLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09654064
|
Filing Dt:
|
09/01/2000
|
|
Title:
|
REGISTER SET EXTENSION FOR COMPRESSED INSTRUCTION SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
09662832
|
Filing Dt:
|
09/15/2000
|
|
Title:
|
ALIGNMENT AND ORDERING OF VECTOR ELEMENTS FOR SINGLE INSTRUCTION MULTIPLE DATA PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09665099
|
Filing Dt:
|
09/20/2000
|
|
Title:
|
SYSTEM FOR PREDICTION AND CONTROL OF POWER CONSUMPTION IN DIGITAL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
09702112
|
Filing Dt:
|
10/30/2000
|
|
Title:
|
CHANGING INSTRUCTION SET ARCHITECTURE MODE BY COMPARISON OF CURRENT INSTRUCTION EXECUTION ADDRESS WITH BOUNDARY ADDRESS REGISTER VALUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
09706154
|
Filing Dt:
|
11/03/2000
|
|
Title:
|
FETCH AND DISPATCH DISASSOCIATION APPARATUS FOR MULTISTREMING PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
09706157
|
Filing Dt:
|
11/03/2000
|
|
Title:
|
CLUSTERING STREAM AND/OR INSTRUCTION QUEUES FOR MULTI-STREAMING PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09734713
|
Filing Dt:
|
12/13/2000
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
|
Title:
|
OUTPUT SYNCHRONIZATION-FREE, HIGH-FANIN DYNAMIC NOR GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
09737375
|
Filing Dt:
|
12/14/2000
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
QUEUEING SYSTEM FOR PROCESSORS IN PACKET ROUTING OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
09751747
|
Filing Dt:
|
12/29/2000
|
|
Title:
|
CONFIGURABLE OUT-OF-ORDER DATA TRANSFER IN A COPROCESSOR INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
09751748
|
Filing Dt:
|
12/29/2000
|
|
Title:
|
CONFIGURABLE CO-PROCESSOR INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09753239
|
Filing Dt:
|
12/29/2000
|
|
Title:
|
COPROCESSOR INTERFACE TRANSFERRING MULTIPLE INSTRUCTIONS SIMULTANEOUSLY ALONG WITH ISSUE PATH DESIGNATION AND/OR ISSUE ORDER DESIGNATION FOR THE INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
09788670
|
Filing Dt:
|
02/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
|
Title:
|
BINARY POLYNOMIAL MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
09788682
|
Filing Dt:
|
02/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
VIRTUAL INSTRUCTION EXPANSION BASED ON TEMPLATE AND PARAMETER SELECTOR INFORMATION SPECIFYING SIGN-EXTENSION OR CONCENTRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
09788683
|
Filing Dt:
|
02/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
PARTIAL BITWISE PERMUTATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
09788684
|
Filing Dt:
|
02/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
MICROPROCESSOR INSTRUCTIONS FOR PERFORMING POLYNOMIAL ARITHMETIC OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
09788685
|
Filing Dt:
|
02/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
EXTENDED-PRECISION ACCUMULATION OF MULTIPLIER OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
09799610
|
Filing Dt:
|
03/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR EXTRACTING FIELDS FROM PACKETS HAVING FIELDS SPREAD OVER MORE THAN ONE REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
09804677
|
Filing Dt:
|
03/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
PREFETCHING HINTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09818946
|
Filing Dt:
|
03/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
|
Title:
|
SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR WEB-BASED INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09822796
|
Filing Dt:
|
03/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
|
Title:
|
MECHANISM TO EXTEND COMPUTER MEMORY PROTECTION SCHEMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
09836541
|
Filing Dt:
|
04/18/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
|
Title:
|
MAPPING SYSTEM AND METHOD FOR INSTRUCTION SET PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
09844271
|
Filing Dt:
|
04/30/2001
|
|
Title:
|
USER CONTROLLED TRACE RECORDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
09844668
|
Filing Dt:
|
04/30/2001
|
|
Title:
|
EXTERNAL TRACE SYNCHRONIZATION VIA PERIODIC SAMPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
09844669
|
Filing Dt:
|
04/30/2001
|
|
Title:
|
TRACE CONTROL FROM HARDWARE AND SOFTWARE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
09844670
|
Filing Dt:
|
04/30/2001
|
|
Title:
|
TRACING OUT-OF-ORDER LOAD DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
09844671
|
Filing Dt:
|
04/30/2001
|
|
Title:
|
PROGRAM COUNTER AND DATA TRACING FROM A MULTI-ISSUE PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
09844672
|
Filing Dt:
|
04/30/2001
|
|
Title:
|
DYNAMIC SELECTION OF A COMPRESSION ALGORITHM FOR TRACE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
09844673
|
Filing Dt:
|
04/30/2001
|
|
Title:
|
TRACE CONTROL BASED ON A CHARACTERISTIC OF A PROCESSOR'S OPERATING STATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
09850195
|
Filing Dt:
|
05/08/2001
|
|
Title:
|
SYSTEM AND METHOD FOR SPEEDING UP EJTAG BLOCK DATA TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09863898
|
Filing Dt:
|
05/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
|
Title:
|
LOADING PREVIOUSLY DISPATCHED SLOTS IN MULTIPLE INSTRUCTION DISPATCH BUFFER BEFORE DISPATCHING REMAINING SLOTS FOR PARALLEL EXECUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
09881628
|
Filing Dt:
|
06/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR OPTIMIZING SELECTION OF AVAILABLE CONTEXTS FOR PACKET PROCESSING IN MULTI-STREAM PACKET PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
09881934
|
Filing Dt:
|
06/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR ALLOCATING AND DE-ALLOCATING CONSECUTIVE BLOCKS OF MEMORY IN BACKGROUND MEMORY MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09882285
|
Filing Dt:
|
06/18/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
INSTRUCTION SPECIFIED REGISTER VALUE SAVING IN ALLOCATED CALLER STACK OR NOT YET ALLOCATED CALLEE STACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
09894812
|
Filing Dt:
|
06/28/2001
|
|
Title:
|
A METHOD AND APPARATUS FOR DISASSOCIATING POWER CONSUMED WITHIN A PROCESSING SYSTEM WITH INSTRUCTIONS IT IS EXECUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
09894830
|
Filing Dt:
|
06/29/2001
|
|
Title:
|
OPTIMIZED EXTERNAL TRACE FORMATS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
09894831
|
Filing Dt:
|
06/29/2001
|
|
Title:
|
DISTRIBUTED TAP CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
09894832
|
Filing Dt:
|
06/29/2001
|
|
Title:
|
TRACE CONTROL BLOCK IMPLEMENTATION AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
09900393
|
Filing Dt:
|
07/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR NON-SPECULATIVE PRE-FETCH OPERATION IN DATA PACKET PROCESSING
|
|
